Flexible modeling environment for embedded systems design

ABSTRACT

The integration of hardware and software is perhaps the most important issue of embedded systems design. The software content of these systems is increasing in complexity which makes the code verification an important issue. Moreover, If the software development is to proceed in parallel with the hardware design, a simulation model representing the hardware behavior is needed. In this paper we describe a strategy for modeling the behavior of instruction set processors. The proposed strategy allows for retargetability and cycle true simulation with practically acceptable speed. The approach allows for very flexible timing annotations so that complex instruction sets with data dependant or addressing mode dependant timing can be modeled. The cycle true behavior allows the model to be embedded into its environment so that the system operation can be verified. The approach is seen as an improvement over a stand alone, hard-coded models since being retargetable, it requires a fraction of the development time.

REFERENCES

• 1: Pierre G. Paulin , Clifford Liem , Trevor C. May , Shailesh Sutarwala, DSP design tool requirements for embedded systems: a telecommunications industrial perspective, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.23-47, Jan. 1995 [doi>10.1007/BF02406469]
• 2: "IEEE VHDL LRM", IEEE Standard 1076, 1987.
• 3: Shailesh Sutarwala , Pierre G. Paulin , Yatish Kumar, Insulin: An Instruction Set Simulation Environment, Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications, p.369-376, April 26-28, 1993
• 4: "Intel 80C196KC User's Guide", Intel Corporation, 1990.
• 5: "ST7291 User Manual", SGS-Thomson Micro-electronics, 1993
• 6: "ST18950 User Manual", SGS-Thomson Micro-electronics, 1993
• 7: Takanobu Baba , Hiroshi Minakawa , Kenzo Okuda, A visual microprogramming system, Proceedings of the 20th annual workshop on Microprogramming, p.23-30, December 01-04, 1987, Colorado Springs, Colorado, United States [doi>10.1145/255305.255309]
• 8: J. A. Nestor , B. Soudan , Z. Mayet, MIES: a microarchitecture design tool, Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture, p.217-222, August 14-16, 1989, Dublin, Ireland
• 9: Christos A. Papachristou , Satnamsingh B. Gambhir, Microcontrol architectures with sequencing firmware and modular microcode development tools, Microprocessing and Microprogramming, v.29 n.5, p.303-328, March 1991 [doi>10.1016/0165-6074(91)90005-E]