BIST and production testing of ADCs using imprecise stimulus

ABSTRACT

A new approach for testing mixed-signal circuits based upon using imprecise stimuli is introduced. Unlike most existing Built-In Self-Test (BIST) and production test approaches that require excitation signals that are at least 3 bits or more linear than the Device-Under-Test (DUT), the proposed approach can work with stimuli that are several bits less linear than the DUT. This dramatically reduces the requirements on stimulus generation for BIST applications and offers potential for using inexpensive signal generators in production test, or for testing DUTs that have a linearity performance exceeding that of the available test equipment. As a proof of concept, a histogram-based algorithm for linearity testing for Analog-to-Digital Converters (ADCs) has been proposed. It can estimate the Integral Nonlinearity (INL) and Differential Nonlinearity (DNL) of an n-bit ADC by using a ramp signal of much less than n-bit linearity and a shifted version of the same nonlinear ramp as excitation. The performance of the algorithm is comparable to that of the traditional method which uses (n + 3)-bits or a decade more linear input signals. Complete algorithm description, extensive simulation results and experimental results obtained from using a production tester on commercially available ICs are presented to validate the potential of this algorithm.

REFERENCES

• 1: F. Azaïs , S. Bernard , Y. Bertrand , X. Michel , M. Renovell, A Low-Cost Adaptive Ramp Generator for Analog BIST Applications, Proceedings of the 19th IEEE VLSI Test Symposium, p.266, March 29-April 03, 2001
• 2: Blair, J. 1994. Histogram measurement of ADC nonlinearities using sine waves. IEEE Trans. Instrum. Meas. 43 (June), 373--383.
• 3: Burns, M. and Roberts, G. W. 2000. An Introduction to Mixed-Signal IC Test and Measurement. Oxford University Press, New York.
• 4: Doernberg, J., Lee, H.-S., and Hodges, D. A. 1984. Full-speed testing of A/D converters. IEEE J. Solid-State Circ. SC-19 (Dec.), 820--827.
• 5: Jiun-Lang Huang , Chee-Kian Ong , Kwang-Ting Cheng, A BIST scheme for on-chip ADC and DAC testing, Proceedings of the conference on Design, automation and test in Europe, p.216-220, March 27-30, 2000, Paris, France [doi>10.1145/343647.343762]
• 6: Jin, L., Parthasarathy, K. L., Chen, D., and Geiger, R. L. 2002. A blind identification approach to digital calibration of analog-to-digital converters for built-in-self-test. In Proceedings of the 2002 IEEE International Symposium on Circuits and Systems, vol. 2. IEEE Computer Society Press, Los Alamitos, Calif., pp. 788--791.
• 7: Johns, D. A. and Martin, K. 1997. Analog Integrated Circuit Design. Wiley, New York.
• 8: Turker Kuyel, Linearity Testing Issues of Analog to Digital Converters, Proceedings of the 1999 IEEE International Test Conference, p.747, September 28-30, 1999
• 9: Parthasarathy, K. L. and Geiger, R. L. 2001. Accurate self characterization and correction of A/D converter performance. In Proceedings of the 2001 IEEE Midwest Symposium on Circuits and Systems. IEEE Computer Society Press, Los Alamitos, Calif., pp. 276--279.
• 10: Parthasarathy, K. L., Jin, L., Chen, D., and Geiger, R. L. 2002a. A modified histogram approach for accurate self-characterization of analog-to-digital converters. In Proceedings of the 2002 IEEE International Symposium on Circuits and Systems, vol. 2. IEEE Computer Society Press, Los Alamitos, Calif., pp. 376--379.
• 11: Parthasarathy, K. L., Jin, L., Chen, D., and Geiger, R. L. 2002b. A histogram based AM-BIST algorithm for ADC characterization using imprecise stimulus. In Porceedings of the 2002 IEEE Midwest Symposium on Circuits and Systems, vol. 2. IEEE Computer Society Press, Los Alamitos, Calif., pp. 274--277.
• 12: Parthasarathy, K. L., Jin, L., Kuyel, T., Price, D., Chen, D., and Geiger, R. L. 2003. Experimental evaluation and validation of a BIST algorithm for characterization of A/D converter performance. In Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, vol. 5. IEEE Computer Society Press, Los Alamitos, Calif., pp. 537--540.
• 13: B. Provost , E. Sánchez-Sinencio, Auto-Calibrating Analog Timer for On-Chip Testing, Proceedings of the 1999 IEEE International Test Conference, p.541, September 28-30, 1999
• 14: Wang, J., Sanchez-Sinencio, E., and Maloberti, F. 2000. Very linear ramp-generators for high resolution ADC BIST and calibration. In Proceedings of the 2000 IEEE Midwest Symposium on Circuits and Systems. IEEE Computer Society Press, Los Alamitos, Calif., pp. 908--911.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Measurement

Keywords:
ADC linearity, Analog and mixed-signal testing, built-in self-test, imprecision measurement, imprecision stimulus, production test