Dynamic Noise Analysis with Capacitive and Inductive Coupling

ABSTRACT

In this paper we propose a dynamic noise model to verify functional failures due to crosstalk in high-speed circuits. Conventional DC noise analysis produces pessimistic results because it ignores the fact that a gate acts as a low-pass filter. In contrast, the dynamic noise model considers the temporal property of a noise waveform and analyzes its effect on functionality. In this model, both capacitive and inductive coupling are considered as the dominant source of noise in high-speed deep-submicron circuits. It is observed that in the case of the local interconnects (where wire lengths are short), the effect of inductive coupling is small; however, for long interconnects this effect may be considerable. Based on this noise model, we have developed an algorithm to verify high-speed circuits for functional failures due to crosstalk. Design of a 4-bit precharge-evaluate full adder circuit is verified, and many nodes which are susceptible to crosstalk noise are identified. It is observed and further verified by SPICE simulation that dynamic noise analysis is more realistic for verifying functional failures due to crosstalk than DC noise analysis.

REFERENCES

• 1: [1] A. P. Chandrakasan et. al., "Design of Portable Systems," in IEEE Custom Integreted Circuit Conference, pp. 259-266, 1994.
• 2: [2] L. Green, "Signal Integrity," in Northcon/98 Conference, 1998.
• 3: A. B. Kahng , S. Muddu , E. Sarto , R. Sharma, Interconnect tuning strategies for high-performance ICs, Proceedings of the conference on Design, automation and test in Europe, p.471-478, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 4: [4] S. Mehrotra et. al., "Cad Tools for Managing Signal Integrity and congestion simultaneously," in IEEE 3rd Topical Meeting on Electrical Performance of Electronic Packaging, 1994.
• 5: Kenneth L. Shepard, Design methodologies for noise in digital integrated circuits, Proceedings of the 35th annual conference on Design automation, p.94-99, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277062]
• 6: Dinesh Somasekhar , Seung Hoon Choi , Kaushik Roy , Yibin Ye , Vivek De, Dynamic noise analysis in precharge-evaluate circuits, Proceedings of the 37th conference on Design automation, p.243-246, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337406]
• 7: [7] L. Gal, "On-chip Cross Talk -The New Signal Integrity Challenge," in IEEE Custom Integreted Circuits Conference, 1995.
• 8: L. Miguel Silveira , Mattan Kamon , Ibrahim Elfadel , Jacob White, A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.288-294, November 10-14, 1996, San Jose, California, United States
• 9: James William Nilsson, Electric Circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1990
• 10: [10] A. Solomatnikov et. al., "Skewed CMOS: Noise-immune High Performance Low-Power Static Circuit Family," in European Solid State Circuits Conference, 2000.

INDEX TERMS

Keywords:
crosstalk, noise analysis, capacitiance, inductance, noise model, dynamic noise margin, deep submicron