Reconfigurable Pipeline Systems

ABSTRACT

Systems with pipeline processing capabilities, processors whose computational subsystems are divided into several distinct stages, each of which may be working with an independent set of data at the same instant of time, are one attractive solution to the demand for faster and more cost effective computers. In addition, several of the existing pipelined machines have facilities for a limited amount of restructuring of available resources to provide a system which is more suitable for the efficient execution of a particular problem. The amount of restructuring, or reconfiguration, varies from system to system. The type of reconfiguration, either a reconfiguration of an actual functional unit or a reconfiguration of the information flow between several functional units, varies as well. The reconfigurable aspects of the architecture of several pipelined machines are presented. Performance gains when restructuring is allowed are also examined. Finally, there is a discussion of some possible future reconfigurable pipeline systems.

REFERENCES

• 1: Anderson, D. W., Sparacio, F. J. and Tomasulo, R. M., IBM System 360 Model 91, machine philosophy and instruction handling, IBM Journal of Research and Development, p. 8, (Jan. 1967).
• 2: Baer, Jean-Loup, Multiprocessing systems, IEEE Transactions on Computers, Vol. C-25, No. 12, p. 1271, (Dec. 1976).
• 3: Chen, T. C., Overlap and pipeline processing, in Introduction to Computer Architecture, H. S. Stone, Ed., (SRA, Chicago, IL, 1975).
• 4: Chen, T. C., Parallelism, pipelining and computer efficiency, Computer Design, p. 69 (Jan. 1971).
• 5: Davidson, E. S., The Design and Control of Pipeline Function Generators, (Stanford Report, Stanford University, 1972).
• 6: Estrin, G., et al, Parallel processing in a restructurable computer system, IEEE Transactions on Computers, Vol. EC-12, p. 747, (Dec. 1963).
• 7: Flynn, M. J., Very high-speed computing systems, Proceedings of the IEEE, p. 1901, (IEEE, NY, 1966).
• 8: Hallin, T. G. and Flynn, M. J., Pipelining of arithmetic functions, IEEE Transactions on Computers, Vol. C-21, No. 9, p. 880, (Aug. 1972).
• 9: John P. Hayes, Computer architecture and organization; (2nd ed.), McGraw-Hill, Inc., New York, NY, 1988
• 10: Hintz, R. G. and Tate, D. P., Control Data STAR-100 processor design, COMPCON72, p. 1, (IEEE, NY, 1972).
• 11: Ibbett, R. N., The MU5 instruction pipeline, Computer Journal, Vol. 15, p. 43, (1972).
• 12: R. N. Ibbett , P. C. Capon, The development of the MU5 computer system, Communications of the ACM, v.21 n.1, p.13-24, Jan. 1978 [doi>10.1145/359327.359333]
• 13: Irwin, M. J., An Arithmetic Unit for On-Line Computation, Report No. UIUCDCS-R-77-873, (Department of Computer Science, University of Illinois, Urbana, May 1977).
• 14: Mary Jane Irwin, A pipelined processing unit for on-line division, Proceedings of the 5th annual symposium on Computer architecture, p.24-30, April 03-05, 1978 [doi>10.1145/800094.803023]
• 15: Johnson, P. M., An introduction to vector processing, Computer Design, p. 89, (Feb. 1978).
• 16: Li, H. F., Scheduling trees in parallel/pipelined processing environments, IEEE Transactions on Computers, Vol. C-26, No. 11, p. 1101, (Nov. 1977).
• 17: C. V. Ramamoorthy , H. F. Li, Pipeline Architecture, ACM Computing Surveys (CSUR), v.9 n.1, p.61-102, March 1977 [doi>10.1145/356683.356687]
• 18: S. S. Reddi , E. A. Feustel, A Conceptual Framework for Computer Architecture, ACM Computing Surveys (CSUR), v.8 n.2, p.277-300, June 1976 [doi>10.1145/356669.356673]
• 19: Reddi, S. S. and Feustel, E. A., A restructurable computer system, IEEE Transactions on Computers, Vol. C-27, No. 1, p. 1, (Jan. 1978).
• 20: Richard M. Russell, The CRAY-1 computer system, Communications of the ACM, v.21 n.1, p.63-72, Jan. 1978 [doi>10.1145/359327.359336]
• 21: A. Thomasian , A. Avizienis, A design study of a shared resource computing system, Proceedings of the 3rd annual symposium on Computer architecture, p.105-112, January 19-21, 1976
• 22: Watson, W. J., The Texas Instruments advanced scientific computer, COMPCON72, p. 291, (IEEE, NY, 1972).

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Pipeline processors

Additional Classification:
  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.0 General
          Subjects: Computer arithmetic

General Terms:
Design

Keywords:
Chaining, Computer architecture, Pipelining, Reconfiguration, Restructurable computers, Vector processing