A logic simulation machine

ABSTRACT

Special-purpose CAD hardware is increasingly being considered as a means to meet the challenge posed to conventional (software-based) CAD tools by the growing complexity of VLSI circuits. In this paper we describe the architecture of a logic simulation machine employing distributed and parallel processing. Our architecture can accommodate different levels of modeling ranging from simple gates to complex functions, and support timing analysis. We estimate that simulation implemented by the proposed special-purpose hardware will be between 10 and 60 times faster than currently used software algorithms running on general-purpose computers. With the available technology, a throughput of 1,000,000 gate evaluations/second can be achieved.

REFERENCES

• 1: Ernst G. Ulrich, Exclusive simulation of activity in digital networks, Communications of the ACM, v.12 n.2, p.102-110, Feb. 1969 [doi>10.1145/362848.362870]
• 2: E. Ulrich , D. Lacy , N. Phillips , J. Tellier , M. Kearney , T. Elkind , R. Beaven, High-speed concurrent fault simulation with vectors and scalars, Proceedings of the 17th conference on Design automation, p.374-380, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804558]
• 3: Ernst Ulrich, Table lookup techniques for fast and flexible digital logic simulation, Proceedings of the 17th conference on Design automation, p.560-563, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804586]
• 4: M. A. Breuer and A. D. Friedman, Diagnosis and Reliable Design of Digital Systems, Computer Science Press, 1976.
• 5: A. L. Frisiani and J. P. Roth, "System for Timing Verification," IBM Report RC 8373, 1980.
• 6: R. W. Cook and M.J. Flynn, "System Design of a Dynamic Microprocessor," IEEE Trans. Comp, Vol. C-19, No. 3, pp. 213-222, March, 1970.
• 7: B. Blood, "A High Speed FIFO Memory Using the MECL MC10143 Register File," Application Note AN-730, Motorola Semiconductor Products, 1974.
• 8: J. Gurd and I. Watson, "Data Driven System for High Speed Parallel Computing - Part 2: Hardware Design," Computer Design, pp. 97-106, July, 1980.
• 9: Arthur D. Friedman , Premachandran R. Menon, Theory and Design Switching Circ, W. H. Freeman & Co., New York, NY, 1985
• 10: M.A. Breuer and K. Shamsa, "A Hardware Router," Journal of Digital Systems, Vol. 4, No. 3, Winter, 1980.
• 11: Howard E. Krohn, Design verification of large scientific computers, Proceedings of the 14th conference on Design automation, p.354-361, January 1977
• 12: Howard E. Krohn, Vector coding techniques for high speed digital simulation, Proceedings of the 18th conference on Design automation, p.525-529, June 29-July 01, 1981, Nashville, Tennessee, United States
• 13: D. M. Schuler, "Simulation of NAND Logic," Proc COMPCON 77, pp.243-245, September, 1972.
• 14: S.J. Hong et al., "A Physical Design Machine," Proc Intn'l Conference on Very Large Scale Integration, Edinburgh, August, 1981.
• 15: C. E. Leiserson, "Systolic Priority Queues," Proc Caltech Conference on VISI, January, 1979.
• 16: Tom Blank , Mark Stefik , Willem vanCleemput, A parallel bit map processor architecture for DA algorithms, Proceedings of the 18th conference on Design automation, p.837-845, June 29-July 01, 1981, Nashville, Tennessee, United States
• 17: R. L. Barto et al., "Architecture for a Hardware Simulator," Proc IEEE Conference on Circuits and Computers, pp. 891-893. 1980.
• 18: P. L. Flake et al., "The HILO Simulation Language," Proc Intn'l Symp. on Computer Hardware Description Languages and Their Applications, pp. 131-142, 1975.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Design, Performance, Verification