Design-For-Debug in Hardware/Software Co-Design

ABSTRACT

The increasing complexity of hardware/software systems is handled effectively by hardware/software codesign methods. However, the debugging of hardware/software systems is still a very troublesome process. This is mainly due to the limited accessibility to the internals of embedded hardware/software systems. Debugging is also hindered by the nature of the design errors encountered during hardware/software debugging.We present a structured design-for-debug strategy to address the problems of hardware/software debugging. Our design-for-debug strategy is an integral part of hardware/software codesign. Furthermore, we re-use the hardware design-for-test facilities to reduce the overhead costs of design-for-debug. Two examples are provided to illustrate our design-for-debug strategy.

REFERENCES

• 1: [1] Rapid Prototyping of Application-Specific Signal Processors (RASSP). http://rassp.scra.org.
• 2: [2] IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture. IEEE, 1990.
• 3: [3] IEEE 1149.5 Standard Module Test and Maintenance Bus. IEEE, 1995.
• 4: [4] M. Abramovici, M. Breuer, and A. Friedman. Digital Systems Testing and Testable Design - Revised Printing. IEEE Press, 1995.
• 5: Tarek Ben Ismail , Ahmed Amine Jerraya, Synthesis Steps and Design Models for Codesign, Computer, v.28 n.2, p.44-52, February 1995 [doi>10.1109/2.347999]
• 6: Raul Camposano , Jörg Wilberg, Embedded system design, Design Automation for Embedded Systems, v.1 n.1-2, p.5-50, Jan. 1996 [doi>10.1007/BF00134682]
• 7: [7] P. Fleming and D. McClean. Scan-based design verification - an alternative approach. ATE and Instrumentation Conference West, 1990.
• 8: Daniel D. Gajski , Frank Vahid, Specification and Design of Embedded Hardware-Software Systems, IEEE Design & Test, v.12 n.1, p.53-67, March 1995 [doi>10.1109/54.350695]
• 9: [9] A. Halliday, G. Young, and A. Crouch. Prototype testing simplified by scannable buffers and latches. IEEE Proceedings International Test Conference, pages 174-181, 1989.
• 10: Hong Hao , Rick Avra, Structured Design-for-Debug - The SuperSPARCTM II Methodology and Implementation, Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test, p.175-183, October 21-25, 1995
• 11: Jan Rooijmans , Hans Aerts , Michiel Van Genuchten, Software Quality in Consumer Electronics Products, IEEE Software, v.13 n.1, p.55-64, January 1996 [doi>10.1109/52.476286]
• 12: [12] D. Verkest, K. van Rompaey, I. Bolsens, and H. de Man. Coware - a design environment for heterogeneous hard-ware/software systems. Design Automation for Embedded Systems, 1(4): 357-386, October 1996.
• 13: H. P. E. Vranken , M. P. J. Stevens , M. T. M. Segers , J. H. M. M. van Rhee, System-Level Testability of Hardware/Software Systems, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.134-142, October 02-06, 1994
• 14: Harald P. e. Vranken , Marc F. Witteman , Ronald C. van WUIJTSWINKEL, Design for Testability in Hardware-Software Systems, IEEE Design & Test, v.13 n.3, p.79-87, September 1996 [doi>10.1109/54.536098]
• 15: Marc F. Witteman , Ronald C. van Wuijtswinkel, ATM Broadband Network Testing Using the Ferry Principle, Proceedings of the IFIP TC6/WG6.1 Sixth International Workshop on Protocol Test systems VI, p.125-138, September 28-30, 1993

INDEX TERMS

Keywords:
design-for-debug, design validation, system integration and test, hardware/software co-design