A generic multi-unit architecture for codesign methodologies

ABSTRACT

This paper introduces a template architecture for codesign methodologies. This architecture is based on a data synchronized control scheme that is well adapted to the implementation of numerous telecommunication applications specified with a data flow model. The template architecture permits an easy integration of HW and SW coarse grain units. Communications between internal units are assumed to have an asynchronous protocol that is the more general transfer mechanism but also the more expensive in hardware resources. Hence, a communication synthesis method is presented that transforms asynchronous communications into synchronous ones. Results on an acoustic echo canceller illustrate the interest of the approach.

REFERENCES

• 1: E. H. L. Aarts , G. Essink , E. A. de Kock, Recursive Bipartitioning of Signal Flow Graphs for Programmable Video Signal Processors, Proceedings of the 1996 European conference on Design and Test, p.460, March 11-14, 1996
• 2: Jay K. Adams , Donald E. Thomas, The design of mixed hardware/software systems, Proceedings of the 33rd annual conference on Design automation, p.515-520, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240616]
• 3: [3] BUCK J., HA S., LEE E. A., MESSERSCHMITT D. G. Ptolemy: a framework for simulating and prototyping heterogeneous systems. Int. Journal of Computer Simulation: special issue on Simulation Software Development. 4 april, 1994.
• 4: [4] CORPORAAL H., HOOGERBRUGGE J. Cosynthesis with the MOVE framework. CESA'96 IMACS Multiconference , pages 184-189. Lille, France, july, 9-12, 1996.
• 5: Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
• 6: [6] GOGNIAT G. Etude de la synthese des communications dans les systemes logiciels/materials. Technical Report RT96-01, I3S, Sophia-Antipolis, France, juillet, 1996.
• 7: Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
• 8: Yvon Jégou , André Seznec, Data synchronized pipeline architecture: pipelining in multiprocessor environments, Journal of Parallel and Distributed Computing, v.3 n.4, p.508-526, December 1, 1986 [doi>10.1016/0743-7315(86)90012-2]
• 9: Asawaree Kalavade , Edward A. Lee, A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
• 10: A. Kalavade , E. A. Lee, The extended partitioning problem: hardware/software mapping and implementation-bin selection, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95), p.12, June 07-09, 1995
• 11: F. Rousseau , J. Benzakki , J.-M. Berge , M. Israel, Adaptation of force-directed scheduling algorithm for hardware/software partitioning, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95), p.33, June 07-09, 1995
• 12: [12] SRIVASTA M. B., BRODERSEN R. W., SIERA: A Unified Framework for Rapid-Prototyping of System-Level Hardware and Software. IEEE Transactions on Computer-Aided Design. 14(6): 676-693, June, 1995.
• 13: Frank Vahid , Daniel D. Gajski , Jie Gong, A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning, Proceedings of the conference on European design automation, p.214-219, September 19-23, 1994, Grenoble, France

INDEX TERMS

Keywords:
codesign, target architecture, heterogeneous architecture, communication synthesis.