Physical synthesis methodology for high performance microprocessors

ABSTRACT

Integrated logic synthesis and physical design (physical synthesis) continues to play a very important role in high performance microprocessor design methodologies. In this paper, we present the integrated physical synthesis timing closure methodology used in the current generation microprocessors. Physical synthesis techniques were aggressively used as part of logic and placement optimizations for performance, power and area. The design turn around times were significantly reduced and timing convergence was consistently acheived.

REFERENCES

• 1: Averill, R. M. et al.. Chip integration methodology for the ibm S/390 G5 and G6 custom microprocessors. IBM Journal of Research and Development 43, 5 (1999), 681--707.
• 2: Frederik Beeftink , Prabhakar Kudva , David S. Kung , Ruchir Puri , Leon Stok, Combinatorial cell design for CMOS libraries, Integration, the VLSI Journal, v.29 n.1, p.67-93, Mar. 2000 [doi>10.1016/S0167-9260(99)00024-3]
• 3: A. R. Conn , I. M. Elfadel , W. W. Molzen, Jr. , P. R. O'Brien , P. N. Strenski , C. Visweswariah , C. B. Whan, Gradient-based optimization of custom circuits using a static-timing formulation, Proceedings of the 36th ACM/IEEE conference on Design automation, p.452-459, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309979]
• 4: Wilm Donath , Prabhakar Kudva , Leon Stok , Lakshmi Reddy , Andrew Sullivan , Kanad Chakraborty , Paul Villarrubia, Transformational placement and synthesis, Proceedings of the conference on Design, automation and test in Europe, p.194-201, March 27-30, 2000, Paris, France [doi>10.1145/343647.343732]
• 5: Hathaway, D., Abato, R., Drumm, A., and van Ginneken, L. Incremental timing analysis. Tech. rep., 1996. IBM, U.S. patent 5,508,937.
• 6: An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessors, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.206, October 12-15, 1997
• 7: K. L. Shepard, V. Narayanan, and R. Rose. Harmony: Static noise analysis of deep submicron digital integrated circuits. IEEE Transactions on Computer-Aided Design 18, 8 (1999), 1132--1150.
• 8: Kudva, P. Continuous optimizations in synthesis: The discretization problem. In International Workshop in Logic Synthesis (1998), pp. 188--191.
• 9: Prabhakar Kudva , Andrew Sullivan , William Dougherty, Metrics for structural logic synthesis, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.551-556, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774653]
• 10: David S. Kung, A fast fanout optimization algorithm for near-continuous buffer libraries, Proceedings of the 35th annual conference on Design automation, p.352-355, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277143]
• 11: Leobandung, E. et al. High performance 0.18 mm SOI CMOS technology. In IEEE IEDM Technical Digest (1999), IEEE Computer Society Press, pp. 679--682.
• 12: L. Stok , D. S. Kung , D. Brand , A. D. Drumm , L. N. Reddy , N. Hieter , D. J. Geiger , H. H. Chao , P. J. Osler , A. J. Sullivan, BooleDozer: logic synthesis for ASICs, IBM Journal of Research and Development, v.40 n.4, p.407-430, July 1996
• 13: Leon Stok , Mahesh A. Iyer , Andrew J. Sullivan, Wavefront technology mapping, Proceedings of the conference on Design, automation and test in Europe, p.108-es, January 1999, Munich, Germany [doi>10.1145/307418.307559]
• 14: Ivan E. Sutherland , Robert F. Sproull, Logical effort: designing for speed on the back of an envelope, Proceedings of the 1991 University of California/Santa Cruz conference on Advanced research in VLSI, p.1-16, April 1991
• 15: Warnock, J. D. et al. The circuit and physical design for the power4 microprocessor. IBM Journal of Research and Development 46, 1 (2002), 27--53.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design, Performance

Keywords:
high-performance, microprocessors, synthesis