Managing static leakage energy in microprocessor functional units

ABSTRACT

Static energy due to subthreshold leakage current is projected to become a major component of the total energy in high performance microprocessors. Many studies so far have examined and proposed techniques to reduce leakage in on-chip storage structures. In this study, static energy is reduced in the integer functional units by leveraging the unique qualities of dual threshold voltage domino logic.Domino logic has desirable properties that greatly reduce leakage current while providing fast propagation times. However, due to the energy cost of entering the low leakage current state (sleep mode), domino logic has thus far been used only for leakage reduction in the longterm standby mode. We examine the utility of the sleep mode (while considering the aforementioned costs) when idle times are relatively short, one to a few hundred cycles, as is often the case for functional units.Using an analytical energy model suitable for architecture-level analysis, we explore the interaction of the application and technology, and the effect on energy and performance as the underlying parameters are varied, on a set of benchmarks. Our results show that if the leakage approaches the magnitude as projected in the literature, even for short idle intervals as few as ten cycles, an aggressive policy of activating the sleep mode at every idle period performs well and a more complex control strategy may not be warranted. We also propose a simple design, called Gradual Sleep, to reduce the energy impact of using the sleep mode for smaller idle periods.

REFERENCES

• 1: Mohamed W. Allam , Mohab H. Anis , Mohamed I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies, Proceedings of the 2000 international symposium on Low power electronics and design, p.155-160, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344562]
• 2: S. I. Association. The International Technology Roadmap for Semiconductors. In http://www.semichips.org, 2001.
• 3: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 4: David Brooks , Margaret Martonosi, Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance, ACM Transactions on Computer Systems (TOCS), v.18 n.2, p.89-126, May 2000 [doi>10.1145/350853.350856]
• 5: D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, June 1997.
• 6: J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States [doi>10.1145/360128.360148]
• 7: Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, p.148, May 25-29, 2002, Anchorage, Alaska
• 8: Kanad Ghose, Reducing energy requirements for instruction issue and dispatch in superscalar microprocessors (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.231-233, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344604]
• 9: H. Hanson, M. S. Hrishikesh, V. Agarwal, S. W. Keckler, and D. Burger. Static Energy Reduction Techniques for Microprocessor Caches. In 2001 International Conference on Computer Design, September 2001.
• 10: Seongmoo Heo , Kenneth Barr , Mark Hampton , Krste Asanović, Dynamic fine-grain leakage reduction using leakage-biased bitlines, Proceedings of the 29th annual international symposium on Computer architecture, p.137, May 25-29, 2002, Anchorage, Alaska
• 11: Seongmoo Heo , Kenneth Barr , Mark Hampton , Krste Asanović, Dynamic fine-grain leakage reduction using leakage-biased bitlines, Proceedings of the 29th annual international symposium on Computer architecture, p.137, May 25-29, 2002, Anchorage, Alaska
• 12: S. Jung, S. Yoo, K. Kim, and S. Kang. Skew-Tolerant High-Speed (STHS) Domino Logic. In IEEE International Symposium on Circuits and Systems, May 2001.
• 13: J. Kao and A. Chandrakasan. Dual-Threshold Voltage Techniques for Low-Power Digital Circuits. In IEEE Journal of Solid-State Circuits, volume 35, July 2000.
• 14: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 15: R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999 [doi>10.1109/40.755465]
• 16: Volkan Kursun , Eby G. Friedman, Low swing dual threshold voltage domino logic, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA [doi>10.1145/505306.505317]
• 17: R. Pyreddy and G. Tyson. Evaluating Design Tradeoffs in Dual Speed Pipelines. In Workshop on Complexity-Effective Design in conjunction with ISCA 2001, June 2001.
• 18: Siddharth Rele , Santosh Pande , Soner Önder , Rajiv Gupta, Optimizing Static Power Dissipation by Functional Units in Superscalar Processors, Proceedings of the 11th International Conference on Compiler Construction, p.261-275, April 08-12, 2002
• 19: Greg Semeraro , Grigorios Magklis , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Michael L. Scott, Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.29, February 02-06, 2002
• 20: Se-Hyun Yang , Babak Falsafi , Michael D. Powell , Kaushik Roy , T. N. Vijaykumar, An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.147, January 20-24, 2001

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.3 Microcomputers
          Subjects: Microprocessors

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers

General Terms:
Design, Management, Performance