A highly regular multi-phase reseeding technique for scan-based BIST

ABSTRACT

In this paper a novel reseeding architecture for scan-based BIST, which uses an LFSR as TPG, is proposed. Multiple cells of the LFSR are utilized as sources for feeding the scan chain in different test phases. The LFSR generates the same state sequence in all phases, keeping that way the implementation cost low. Also, a dynamic reseeding scheme is adopted for further reducing the required hardware overhead. A seed-selection algorithm is moreover presented that, taking advantage of the multi-phase architecture, manages to reduce the number of the required seeds for achieving complete (100 %) fault coverage. Experimental results demonstrate the superiority of the proposed LFSR reseeding approach over the already known reseeding techniques.

REFERENCES

• 1: M. Abramovici, M. A. Breuer & A. D. Friedman, Digital Systems Testing and Testable Design, Computer Sc. Press, NY, 1990.
• 2: Paul H. Bardell , William H. McAnney , Jacob Savir, Built-in test for VLSI: pseudorandom techniques, Wiley-Interscience, New York, NY, 1987
• 3: Sybille Hellebrand , Janusz Rajski , Steffen Tarnick , Srikanth Venkataraman , Bernard Courtois, Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Transactions on Computers, v.44 n.2, p.223-233, February 1995 [doi>10.1109/12.364534]
• 4: L. R. Huang et al., "Gauss-Elimination-Based Generation of Multiple Seed-Polynomial Pairs for LFSR", IEEE Trans. on CAD, vol. 16, no. 9, Sept. 1997, pp. 1015--1024.
• 5: E. Kalligeros , X. Kavousianos , D. Nikolos, A ROMless LFSR Reseeding Scheme for Scan-based BIST, Proceedings of the 11th Asian Test Symposium, p.206, November 18-20, 2002
• 6: An Efficient Seeds Selection Method for LFSR-based Test-per-clock BIST, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.261, March 18-21, 2002
• 7: Gundolf Kiefer , Harald Vranken , Erik Jan Marinisse , Hans-Joachim Wunderlich, Application of Deterministic Logic BIST on Industrial Circuits, Proceedings of the 2000 IEEE International Test Conference, p.105, October 03-05, 2000
• 8: B. Koenemann, "LFSR-Coded Test Patterns for Scan Design", Proc. of ETC, April 1991, pp. 237--242.
• 9: C. C. Krishna , Abhijit Jas , Nur A. Touba, Test vector encoding using partial LFSR reseeding, Proceedings of the IEEE International Test Conference 2001, p.885-893, October 30-November 01, 2001
• 10: H. K. Lee & D. S. Ha, "ATALANTA: An efficient ATPG for compbinational circuits", Dept. of Elect. Eng., Virginia Polytechnic Inst. and State Univ., Blacksburg, VA, USA, Tech. Rep. 93--12, 1993.
• 11: Hua-Guo Liang , Sybille Hellebrand , Hans-Joachim Wunderlich, Two-dimensional test data compression for scan-based deterministic BIST, Proceedings of the IEEE International Test Conference 2001, p.894-902, October 30-November 01, 2001
• 12: Janusz Rajski , Jerzy Tyszer , Nadime Zacharia, Test Data Decompression for Multiple Scan Designs with Boundary Scan, IEEE Transactions on Computers, v.47 n.11, p.1188-1200, November 1998 [doi>10.1109/12.736428]
• 13: Januz Rajki , Jerzy Tyzer , Mark Kassab , Nilanjan Mukherjee , Rob Thompson , Kun-Han Tsai , Andre Hertwig , Nagesh Tamarapalli , Grzegorz Mrugalski , Geir Eide , Jun Qian, Embedded Deterministic Test for Low-Cost Manufacturing Test, Proceedings of the 2002 IEEE International Test Conference, p.301, October 07-10, 2002
• 14: N. A. Touba & E. J. McCluskey, " Bit-Fixing in Pseudo-random Sequences for Scan BIST", IEEE Trans. on CAD, vol. 20, no. 4, April 2001, pp. 545--555.
• 15: Hans-Joachim Wunderlich, BIST for systems-on-a-chip, Integration, the VLSI Journal, v.26 n.1-2, p.55-78, Dec. 1998 [doi>10.1016/S0167-9260(98)00021-2]
• 16: N. Zacharia , J. Rajski , J. Tyszer, Decompression of test data using variable-length seed LFSRs, Proceedings of the 13th IEEE VLSI Test Symposium (VTS'95), p.426, April 30-May 03, 1995
• 17: Nadime Zacharia , Janusz Rajski , Jerzy Tyszer , John A. Waicukauski, Two-Dimensional Test Data Decompressor for Multiple Scan Designs, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.186-194, October 20-25, 1996
• 18: "A Primitive Polynomial Search Program", http://users2.ev1. net/~sduplichan/primitivepolynomials/primitivepolynomials.htm.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Design, Experimentation, Reliability

Keywords:
built-in self-test, linear feedback shift registers, reseeding, scan-based schemes