The mesh superceded?

ABSTRACT

Two dimensional interconnection schemes have some inherent advantages because of their linear area and constant wire-lengths. The nearest-neighbor mesh is such a topology that has enjoyed a widespread acceptance. We investigate a family of bus-based topologies called the doble-lattice-meshes, and propose a variation to improve their properties. We show that the bus-based topologies perform better than the mesh for a variety of communicaion structures. In particular, when global communication is needed, they provide larger effective bandwidth, and when localized communication is permissible, they provide largest neighborhoods for a given communication capacity.

REFERENCES

• 1: S. Ahuja, "S/Net: A High Speed Interconnect for Multiple Computers", IEEE Journal on Selected Area8 in Communicationa, SAC-l, 5 (November 1983), .
• 2: William C. Athas , Charles L. Seitz, Multicomputers: Message-Passing Concurrent Computers, Computer, v.21 n.8, p.9-24, August 1988 [doi>10.1109/2.73]
• 3: W. J. Dally , C. L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987 [doi>10.1109/TC.1987.1676939]
• 4: J. D. Harris and H. E. T. Connell, "An Interconnection Scheme for a tightly coupled massively parallel computer network", Proceedings of ICCD, PortChester, N.Y., 1985.
• 5: L.V. Kale, "Lattice-Mesh: a Multi-Bus Topology", Proc. of ICPP, St. Charles, Illinois, August 1985.
• 6: Laxmikant Vasudeo Kale, Parallel architectures for problem solving (prolog, logic-programming, interconnection, network), 1985
• 7: L. V. Kale, "Optimal Communication neighborhoods", Proc. of ICPP, St. Charles, Illinois, August 1986.
• 8: V. K. Prasanna Kumar , C. S. Raghavendra, Array processor with multiple broadcasting, Proceedings of the 12th annual international symposium on Computer architecture, p.2-10, June 17-19, 1985, Boston, Massachusetts, United States
• 9: Daniel Allen Reed, Performance based design and analysis of multimicrocomputer networks, 1983
• 10: J. D. Ullman, "Flux, Sorting and Supercomputer Organization for AI Applications", Your,al of Parallel and Distributed Computing, 1, (1984), 133-151.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Parallel processors**

General Terms:
Algorithms, Design