ACM Home Page
Please provide us with feedback. Feedback
On optimal loop parallelization
Full text PdfPdf (495 KB)
Source International Symposium on Microarchitecture archive
Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture table of contents
Dublin, Ireland
Pages: 141 - 147  
Year of Publication: 1989
ISBN:0-89791-324-8
Also published in ...
Authors
F. Gasperoni  Courant Institute of Mathematical Sciences, New York University, 251 Mercer Street, New York, NY 10012
U. Schwiegelshohn  IBM Research Division, IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY
K. Ebcioğlu  IBM Research Division, IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598
Sponsors
IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 16,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues   peer to peer  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/75362.75411
What is a DOI?

ABSTRACT

The problem of automatic loop parallelization has received a lot of attention in the area of parallelizing compilers. Automatic loop parallelization can be achieved by several algorithms. In this paper we address the problem of time optimal parallelization of loops with conditional jumps. We prove that even for machines with unlimited resources there are simple loops for which no semantically and algorithmically equivalent time optimal program exists.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
3
 
4
5
 
6
Coffman E.G. Computer and Job-shop Scheduling Theory. John Wiley and Sons, 1976.
 
7
Cytron R. Doacross: beyond vectorization for multiprocessors. In International Conference on Parallel Processing, pages 836-844, IEEE, August 1986.
 
8
Ebcioglu K. Some design ideas for a VLIW architecture for sequential-natured software. In Proceedings of the IFIP WG 10.3 Working Conference on Parallel Processing, pages 1-21, North- Holland, April 1988.
9
 
10
Fisher J.A. Trace scheduling: a technique for global microcode compaction. IEEE Transactions on Computers, C-30(7):478-490, July 1981.
 
11
Fisher J.A. The VLIW machine: a multiprocessor for compiling scientific code. IEEE Computer, 17(7):45-53, July 1984.
 
12
Foster C.C. and Riseman E.M. Percolation of code to enhance parallel dispatching and execution. IEEE Transactions on Computers, C- 21(12):1411-1415, December 1972.
 
13
14
 
15
Padua D.A., Kuck D.J. and Lawrie D.H. Highspeed multiprocessors and compilation techniques. IEEE Transactions on Computers, C- 29(9):763-776, September 1980.
16
 
17
 
18
Riseman E.M. and Foster C.C. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers, C-21(12):1405-1411, December 1972.
19


Collaborative Colleagues:
F. Gasperoni: colleagues
U. Schwiegelshohn: colleagues
K. Ebcioğlu: colleagues

Peer to Peer - Readers of this Article have also read: