| Scheduling high-level blocks for functional simulation |
| Full text |
Pdf
(513 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 26th ACM/IEEE Design Automation Conference
table of contents
Las Vegas, Nevada, United States
Pages: 87 - 90
Year of Publication: 1989
ISBN:0-89791-310-8
|
|
Authors
|
|
Z. Wang
|
Department of Computer Science and Engineering, University of South Florida, Tampa, FL
|
|
P. M. Maurer
|
Department of Computer Science and Engineering, University of South Florida, Tampa, FL
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 7, Citation Count: 3
|
|
|
ABSTRACT
This paper presents a method for scheduling high-level blocks for functional simulation under the assumptions that circuits may be cyclic (due to element grouping), and that blocks cannot be broken down into simpler elements. The solution presented here may simulate one block many times per clock period. Obtaining a minimal schedule for a cyclic circuit is shown to be NP-complete, and two approximation algorithms are presented, along with empirical data to evaluate their effectiveness.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
R.L. Wadsack, "Design Verification :and Testing of the WE 32100 CPUs," IEEE Design &Test of Computers, Aug. 1984, pp. 66-75.
|
| |
2
|
J.P. Hayes, "An Introduction to Switch-Level Modeling," IEEE Design & Test of Computers, Aug: 1987, pp.18-25.
|
| |
3
|
Kit Tham , Rob Willoner , David Wimp, Functional design verification by multi-level simulation, Proceedings of the 21st conference on Design automation, p.473-478, June 25-27, 1984, Albuquerque, New Mexico, United States
|
| |
4
|
M.A. Breuer, A. D. Friedman, Diagnosis and Reliable Design of Digital Systems, Computer Science Press, Woodland Hills, CA, 1976.
|
 |
5
|
L.-T. Wang , N. E. Hoover , E. H. Porter , J. J. Zasio, SSIM: a software levelized compiled-code simulator, Proceedings of the 24th ACM/IEEE conference on Design automation, p.2-8, June 28-July 01, 1987, Miami Beach, Florida, United States
[doi> 10.1145/37888.37889]
|
| |
6
|
Z Wang, P. Maurer, "Scheduling High-Level Blocks for Functional Simulation," University of South Florida Department of Computer Science and Engineering Technical Report Number CSE-88-24, 1988.
|
| |
7
|
S.A. Szygenda, E. W. Thompson, "Digital Logic Simulation in a Time Based Table Driven Environment," Computer, March 1975.
|
 |
8
|
|
 |
9
|
|
|