ACM Home Page
Please provide us with feedback. Feedback
Automatic production of controller specifications from control and timing behavioral descriptions
Full text PdfPdf (758 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 26th ACM/IEEE Design Automation Conference table of contents
Las Vegas, Nevada, United States
Pages: 75 - 80  
Year of Publication: 1989
ISBN:0-89791-310-8
Authors
S. Hayati  University of Southern California, Los Angeles, CA
A. Parker  University of Southern California, Los Angeles, CA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS\TCDA : TC Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 3,   Citation Count: 6
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues   peer to peer  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/74382.74396
What is a DOI?

ABSTRACT

This paper presents a method for the generation of controller specifications from high-level behavioral descriptions in control and timing graph form. Input descriptions may contain multiple timing constraints, asynchronous and synchronous inputs, data dependent internal loops, and parallel and conditional branches. The timing graph model is transformed automatically to a state table specification of a synchronous finite state machine. The specification method is effective not only for independent data processors, but also for processors constrained by interface requirements and performing I/O protocol translation. The method has been programmed and tested on selected examples. Results from one example are given along with a comparison with results on the same example from another system.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
E. Girczyc and J. Knight. An ada to standard cell hardware compiler based on graph grammars and scheduling. In Proceedings, 1984 International Corferenee on Computer Design - ICCD, pages 726-729, October 1984.
 
2
J. Nestor and D. Thomas. Behavioral Syuthesis with Interfaces. In IEEE international Conference on CAD, November 1986.
 
3
G. Borriello and R. Katz. Synthesizing Transducers from Interface Specifications. In International Conferer~ce on VLSI, August 1987.
 
4
S. Hayati, A. Parker, and J. Granackl. Representation of control and timing behavior with applications to interface synthesis. In Proceedings of the International Conference on Computer Design, 1988.



Peer to Peer - Readers of this Article have also read: