A code decompression architecture for VLIW processors

ABSTRACT

In embedded system design, memory has been one of the most restricted resources. Reducing program size has been an important goal when designing an embedded system. Most of the previous work on code compression has targeted RISC architectures. Recently VLIW processors became very popular, particularly for signal processing. Decompression speed is especially important for VLIW architectures given that the length of the instruction word is long. Furthermore, modern VLIW architectures use flexible instruction formats, which require new code compression approaches. Previous work has assumed that instruction positions within the long instruction word correspond to specific functional units. In contrast, our code compression algorithm is capable of compressing flexible instruction formats, where any functional unit can be used for any position in the instruction word. We demonstrate our methods by applying it to the TMS320C6x architecture. We also compare two techniques for decompressing the VLIW instruction packet to reduce the decompression time. A fast parallel decompression architecture is described, which is implemented in TSMC 0.25 technology.

REFERENCES

• 1: "TMS320C62xx CPU and Instruction Set: Reference Guide", Texas Instruments, Jan.1997.
• 2: http://www.lucent.com/micro/starcore/
• 3: Selliah Rathnam and Gert Slavenburg, "Processing the New World of Interactive Media", IEEE Signal Processing Magazine, Vol.15, No.2, March 1998, pp108-117.
• 4: http://developer.intel.com/design/ia-64/index.htm
• 5: Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace scheduling compiler, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.180-192, October 1987, Palo Alto, California, United States
• 6: B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989 [doi>10.1109/2.19820]
• 7: Andrew Wolfe , Alex Chanin, Executing compressed programs on an embedded RISC architecture, Proceedings of the 25th annual international symposium on Microarchitecture, p.81-91, December 01-04, 1992, Portland, Oregon, United States
• 8: S. Y. Liao , S. Devadas , K. Keutzer, Code density optimization for embedded DSP processors using data compression techniques, Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), p.272, March 27-29, 1995
• 9: P. Bird and T. Mudge, "An Instruction stream Compression Technique", Technical report CSE-TR-319-96, EECS dept, University of Michigan, Nov.1996.
• 10: T. M. Kemp , R. K. Montoye , J. D. Harper , J. D. Palmer , D. J. Auerbach, A decompression core for powerPC, IBM Journal of Research and Development, v.42 n.6, p.807-812, November 1998
• 11: N. Ishiura and M. Yamaguchi, "Instruction code compression for application specific VLIW processors based on automatic Field Partitioning", Proc. The Workshop on Synthesis and System Integration of Mixed Technologies, pp.105-109, Dec. 1997.
• 12: Sang-Joon Nam et al., "Improving Dictionary-based code compression in VLIW architectures", IEICE Trans. Fundamentals, Vol,E82-A,No.11, pp2318-2324, Nov. 1999
• 13: Lekatsas and Wolf. "SAMC: A code compression algorithm for embedded processors". IEEE transactions on CAD, pp.1689-1701, December,1999.
• 14: Haris Lekatsas , Wayne Wolf, Random Access Decompression using Binary Arithmetic Coding, Proceedings of the Conference on Data Compression, p.306, March 29-31, 1999
• 15: Lekatsas. "Code Compression for Embedded Systems". Ph.D. dissertation, Princeton University,2000.
• 16: P. G. Hoard and J. S. Vitter. "Practical Implementa-tions of Arithmetic Coding", Image and Text Compre-ssion, Kluwer Academic Publishers, Norwell, MA, pp 85-112,1992.
• 17: Timothy C. Bell , John G. Cleary , Ian H. Witten, Text compression, Prentice-Hall, Inc., Upper Saddle River, NJ, 1990
• 18: Charles Lefurgy , Peter Bird , I-Cheng Chen , Trevor Mudge, Improving code density using compression techniques, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.194-203, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 19: Yuan Xie, H. Lekatsas and W. Wolf, "Compression Ratio and Decompression Overhead Tradeoffs in Code Compression for VLIW Architectures". Proceedings of International Conference on ASIC (ASION). October, 2001.
• 20: S. Debray et al. "Compiler Techniques for Code Compression", Workshop on Compiler Support for System Software, 1999.
• 21: Jennifer Eyre, Semiconductors: the digital signal processor derby, IEEE Spectrum, v.38 n.6, p.62-68, June 2001 [doi>10.1109/6.925269]
• 22: IBM, "CodePack PowerPC Code Compression Utility User's Manual", Version 3.0, IBM, 1998.
• 23: Martin Bene_ , Steven M. Nowick , Andrew Wolfe, A Fast Asynchronous Huffman Decoder for Compressed-Code Embedded Processors, Proceedings of the 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.0043, March 30-April 02, 1998