DFTEXPERT: an expert system for design of testable VLSI circuits

ABSTRACT

To tackle the current day testing complexity of VLSI circuits Design For Testability (DFT) is becoming more of a necessity. However VLSI designers are yet to accept DFT mainly due to lack of effective tools. Expert Systems technology promises to be an useful means to present to the designer the gamut of DFT knowledge developed so far, primarily by test experts, in a more effective way. DFTEXPERT is an attempt towards this direction. This paper presents the major components of DFTEXPERT and also demonstrates its capability through a small illustration.

REFERENCES

• 1: Parag K. Lala, Fault tolerant and fault testable hardware design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1985
• 2: T.W.Willams, K.P. Parker, "Design for Testability - A Survey", IEEE Trans on Comp. Jan 1982, pp 2-15.
• 3: J. RaJ ski, J. Tys ze r, "Easily Te stable PLA Design", Advances in Microprocessing and Microprogramming, B.Myhrhaug & D.R.Wilson (eds), Elsevier Science publishers B.V. (North Holland).
• 4: K.P. Parker, "Testability: Barriers to Acceptance", IEEE Design & Test, October 1986.
• 5: Rostam Joobbani , Daniel P. Siewiorek, WEAVER: a knowledge-based routing expert, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.266-272, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317869]
• 6: T. FuJita, S. Goto, "A Rule Based Routing System ", Proc. int'l Conf on Computer De sign: VLSI in Computers 1983, pp 451 -454.
• 7: P. A. Subrahmanyam, Synapse: an expert system for VLSI design, Computer, v.19 n.7, p.78-89, July 1986 [doi>10.1109/MC.1986.1663282]
• 8: P.W. Horstmann, "Design for Testability Using Logic Programming", Int'l Test Conf., Philadelphia, Pa., 1983, pp 706-713.
• 9: H.S. Fung, S.Hirschhorn, "An Automatic DFT System for Silc Silicon Compiler", IEEE Design & Test, Feb 1986, pp 45-57.
• 10: M.S.Abadir, M.A. Breuer, "A Knowledge Based System for Designing Testable VLSI Chips", IEEE Design & Test of Computer, August 1985, pp 56-68.
• 11: M. A. Breuer , Xi-an Zhu, A knowledge based system for selecting a test methodology for a PLA, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.259-265, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317868]
• 12: T. Fuj ita, H.Mori, K.Mitsumoto, S. Goto, "Artificial Intelligence Approach to VLSI Design", Advances in CAD for VLSI (Vol 6 ) , Design Methodologies, North Holland ,pp 441-464.
• 13: S. Bhawmik, P.V. Athawal e, P. Palchaudhuri, "Khar agpur Expert Building Tool", Ref. Manual, Dept. of Computer Sc. & Engg., I.I.T. Kharagpur, 721302, INDIA.
• 14: W. Daehn, J.Mucha, "A Hardware Approach to Self Testing of Large PLAs", IEEE Trans. on Comp., Vol. C-30, Nov. 1981, pp 82 9-833.
• 15: P. R. Chalasani , S. Bhawmik , A. Acharya , P. Palchaudhuri, Design of Testable VLSI Circuits with Minimum Area Overhead, IEEE Transactions on Computers, v.38 n.10, p.1460-1462, October 1989 [doi>10.1109/12.35841]
• 16: G Russell , I L Sayers, Design for testability — a review of advanced methods, Microprocessors & Microsystems, v.10 n.10, p.531-539, Dec. 1986 [doi>10.1016/0141-9331(86)90049-9]
• 17: S. Bhawmik, P. Palchaudhuri, " Efficient Scheduling of Test Plans in an Easily Testable VLSI Circuit", Proc. of In t ' 1 Syrup. on Electronic Devices , Circuits & Systems , Dec 1987, IIT Kharagpur, iNDIA.
• 18: W.P. Hays et.al. , "A 32 bit VLSI Digital Signal Processor", IEEE J. of Solid State Circuits, Vol. SC-20, No.5, Oct. 1985, pp 998-1002.
• 19: V.D. Agrawal ,"When To Use Random Testing", IEEE Trans. on Comp., Vol. C-27, Nov. 1978, pp 1054- 1055.
• 20: T.W. Williams et.al., "Aliasing Errors in Signature Analysis Registers", iEEE Design & Test, April 1987, pp 39-45.
• 21: $.Z.Hassan, "Testing PLAs With Multiple Signature Analyzers", CRC Tech. Rep. 82-9, Stanford Univ., June 1982.
• 22: K. Eshraghian, D.A. Pucknell,"Basic VLSI Design", Prentice Hall Australia Pvt. Ltd., 1985.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  I. Computing Methodologies
  I.2 ARTIFICIAL INTELLIGENCE
      I.2.5 Programming Languages and Software
          Subjects: Expert system tools and techniques

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms, Design