Memory optimization in single chip network switch fabrics

ABSTRACT

Moving high bandwidth (10Gb/s+) network switches from the large scale, rack mount design space to the single chip design space requires a re-evaluation of the overall design requirements. In this paper, we explore the design space for these single chip devices by evaluating the ITRS. We find that unlike ten years ago when interconnect was scarce, the limiting factor in today's designs is on-chip memory. We then discuss an architectural technique for maximizing the effectiveness of queue memory in a single chip switch. Next, we show simulation results that indicate that a more than two order of magnitude improvement in dropped packet probability can be achieved by re-distributing memory and allowing sharing between the switch's ports. Finally, we evaluate the cost of the optimized architecture in terms of other on-chip resources.

REFERENCES

• 1: William J. Dally, Performance Analysis of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.39 n.6, p.775-785, June 1990 [doi>10.1109/12.53599]
• 2: W.J. Dally and C.L. Seitz The Torus Routing Chip, J. Distributed Computing, vol. 1, no. 3, pp. 187--196, 1986.
• 3: Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993 [doi>10.1109/2.191995]
• 4: Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
• 5: Jennifer Rexford , John Hall , Kang G. Shin, A Router Architecture for Real-Time Communication in Multicomputer Networks, IEEE Transactions on Computers, v.47 n.10, p.1088-1101, October 1998 [doi>10.1109/12.729792]
• 6: A. Boni, et. al. LVDS I/O Interface for Gb/s-per-pin Operation in 0.35 \(\mu\)m CMOS, IEEE Journ. Solid-State Circ., vol. 36, no. 4, pp. 706--711 Apr 2001.
• 7: A. S. Tanenbaum, Computer networks, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
• 8: Georgios Kornaros , Dionisios Pnevmatikatos , Panagiota Vatsolaki , Georgios Kalokerinos , Chara Xanthaki , Dimitrios Mavroidis , Dimitrios Serpanos , Manolis Katevenis, ATLAS I: Implementing a Single-Chip ATM Switch with Backpressure, IEEE Micro, v.19 n.1, p.30-41, January 1999 [doi>10.1109/40.748794]
• 9: D. Pnevmatikatos and G. Kornaros Atlas II: Optimizing a 10Gbps Single-Chip ATM switch, Proc. IEEE Intl. ASIC/SOC Conf., pp. 142--146, 1999.
• 10: Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 1999.
• 11: O. Takahashi, et. al. 1-GHz Fully Pipelined 3.7-ns Address Access Time 8kx1024 Embedded Synchronous DRAM Macro, IEEE Journ. Solid-State Circ., vol. 35, issue. 11, pp. 1673--1679, Nov. 2000.
• 12: S. Rixner, et. al. Register Organization for Media Processing, Proc. Intl. Symp. on High-Perf. Comp. Arch., pp. 375--386, 2000.
• 13: Cooperative Association for Internet Data Analysis, http://www.caida.org
• 14: P. W. Diodato Embedded DRAM: More than Just a Memory, IEEE Communications, vol. 38, issue 7, pp. 118--126, Jul. 2000.
• 15: Doris Keitel-Schulz , Norbert Wehn, Embedded DRAM Development: Technology, Physical Design, and Application Issues, IEEE Design & Test, v.18 n.3, p.7-15, May 2001 [doi>10.1109/54.922799]
• 16: Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation, p.678-683, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379047]
• 17: G.J. Jeong et. al. Reconfigurable Shared Buffer ATM Switch, Proc. IEEE APC Conf. on ASICs, pp. 327--330, 1999.
• 18: Cisco Systems http://www.cisco.com/warp/public/cc/pd/ifaa/192/prodlit/cc1_ds.htm

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles

General Terms:
Design, Performance

Keywords:
SOC, memory optimization, network switch