Integrated test of interacting controllers and datapaths

ABSTRACT

In systems consisting of interacting datapaths and controllers and utilizing built-in self test (BIST), the datapaths and controllers are traditionally tested separately by isolating each component from the environment of the system during test. This work facilitates the testing of datapath/controller pairs in an integrated fashion. The key to the approach is the addition of logic to the system that interacts with the existing controller to push the effects of controller faults into the data flow, so that they can be observed at the datapath registers rather than directly at the controller outputs. The result is to reduce the BIST overhead over what is needed if the datapath and controller are tested independently, and to allow a more complete test of the interface between datapath and controller, including the faults that do not manifest themselves in isolation. Fault coverage and overhead results are given for four example circuits.

REFERENCES

• 1: ABADIR, M., AND BREUER, M. 1985. Constructing optimal test schedules for VLSI circuits having built-in test hardware. In Proceedings of the International Symposium on Fault Tolerant Computing. pp. 165-170.
• 2: Robert C. Aitken, Finding Defects with Fault Models, Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test, p.498-505, October 21-25, 1995
• 3: ASHAR,P.,AND DEVADAS, S. 1991. Optimum and heuristic algorithins for an approach to finite state machine decomposition. IEEE Trans. Computer-Aided Design, 10, 3 (March) 296-310.
• 4: AT&T. 1993. User Manuals for GENTEST S 2.0 AT&T Bell Laboratories.
• 5: BAKOGLU, H. 1990. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley Publishing Co., Reading, Mass.
• 6: BENINI, L., AND DEMICHELI G. 1994. State assignment for low power dissipation. In Proceedings of the IEEE Custom Integrated Circuits Conference, IEEE Computer Society Press, Los Alamitos, Calif., pp. 136-139.
• 7: Luca Benini , Polly Siegel , Giovanni De Micheli, Saving Power by Synthesizing Gated Clocks for Sequential Circuits, IEEE Design & Test, v.11 n.4, p.32-41, October 1994 [doi>10.1109/54.329451]
• 8: Sandeep Bhatia , Niraj K. Jha, Behavioral Synthesis for Hierarchical Testability of Controller/Data Path Circuits with Conditional Branches, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.91-96, October 10-12, 1994
• 9: BREUER, M., GUPTA, R., AND LIEN, J. 1988. Concurrent control of multiple BIT structures. In Proceedings of the IEEE International Test Conference, IEEE Computer Society Press, Los Alamitos, Calif., pp. 431-442.
• 10: BREUER, M., AND LIEN, J. 1988. Atest and maintenance controller for a module containing testable chips. In Proceedings of the IEEE International Test Conference, IEEE Computer Society Press, Los Alamitos, Calif., pp. 502-513.
• 11: Joan Carletta , Mehrdad Nourani , Christos Papachristou, Synthesis of controllers for full testability of integrated datapath-controller pairs, Proceedings of the conference on Design, automation and test in Europe, p.58-es, January 1999, Munich, Germany [doi>10.1145/307418.307505]
• 12: Joan Carletta , Christos A. Papachristou, Testability analysis and insertion for RTL circuits based on pseudorandom BIST, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.162-167, October 02-04, 1995
• 13: Joan E. Carletta , Christos A. Papachristou, Behavioral Testability Insertion for Datapath/Controller Circuits, Journal of Electronic Testing: Theory and Applications, v.11 n.1, p.9-28, Aug. 1997 [doi>10.1023/A:1008291616071]
• 14: COMPASS DESIGN AUTOMATION. 1993. User Manuals for COMPASS VLSI V8R4. 4, Compass Design Automation, Inc.
• 15: DEMICHELI, G., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1984. KISS: A program for optimal state assignment of finite state machines. In Proceedings of the ACM/IEEE International Conference on Computer-Aided Design. ACM, New York, pp. 209-211.
• 16: DEVADAS, S., MA, H., NEWTON, A., AND SANGIOVANNI-VINCENTELLI, A. 1988. MUSTANG: State assignment of finite state machines targeting multilevel logic implementations. IEEE Trans. Computer-Aided Des, 7, 12, (Dec.), pp. 1290-1300.
• 17: DEVADAS,S.,AND NEWTON, A. 1998. Decomposition and factorization of sequential finite state machines. IEEE Trans. Computer-Aided Des., 8, 11 (Nov.), pp. 1206-1217.
• 18: Sujit Dey , Vijay Gangaram , Miodrag Potkonjak, A controller-based design-for-testability technique for controller-data path circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.534-540, November 05-09, 1995, San Jose, California, United States
• 19: ESCHERMANN,B.,AND WUNDERLICH, H. 1990. Optimized synthesis of self-testable finite state machines. In Proceedings of the International Symposium on Fault Tolerant Computing, pp. 390-397.
• 20: Franco Fummi , Donatella Sciuto , M. Serro, Synthesis for testability of large complexity controllers, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.180, October 02-04, 1995
• 21: Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
• 22: HARMANANI, H., PAPACHRISTOU, C., CARLETTA,J.,AND NOURANI, M. 1994. A method for testability insertion at the RTL-behavioral and structural. In Proceedings of the 1st International Test Synthesis Workshop, pp. 45-49.
• 23: H. Harmanani , C. Papachristou , S. Chiu , M. Nourani, SYNTEST: an environment for system-level design for test, Proceedings of the conference on European design automation, p.402-407, November 1992, Congress Centrum Hamburg, Hamburg, Germany
• 24: Sybille Hellebrand , Hans-Joachim Wunderlich, An efficient procedure for the synthesis of fast self-testable controller structures, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.110-116, November 06-10, 1994, San Jose, California, United States
• 25: F. F. Hsu , J. H. Patel, A distance reduction approach to design for testability, Proceedings of the 13th IEEE VLSI Test Symposium (VTS'95), p.158, April 30-May 03, 1995
• 26: JOERSZ, R., AND KIME, C. 1987. A distributed hardware approach to built-in self test. In Proceedings of the IEEE International Test Conference. IEEE Computer Society Press, Los Alamitos, Calif., pp. 972-980.
• 27: W.-B. Jone , C. A. Papachristou , M. Pereira, A scheme for overlaying concurrent testing of VLSI circuits, Proceedings of the 26th ACM/IEEE conference on Design automation, p.531-536, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74471]
• 28: KIME,C.,AND SALUJA, K. 1982. Test scheduling in testable VLSI circuits. In Proceedings of the International Symposium on Fault Tolerant Computing, pp. 406-412.
• 29: S. Y. Kung , Thomas Kailath , Harper J. Whitehouse, VLSI and Modern Signal Processing, Prentice Hall Professional Technical Reference, 1984
• 30: Ting-Yu Kuo , Chun-Yeh Liu , K. K. Saluja, An optimized testable architecture for finite state machines, Proceedings of the 13th IEEE VLSI Test Symposium (VTS'95), p.164, April 30-May 03, 1995
• 31: E. D. Lagnese , D. E. Thomas, Architectural partitioning for system level design, Proceedings of the 26th ACM/IEEE conference on Design automation, p.62-67, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74394]
• 32: Paul E. Landman , Jan M. Rabaey, Activity-sensitive architectural power analysis for the control path, Proceedings of the 1995 international symposium on Low power design, p.93-98, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224098]
• 33: MUKHEREJEE, D., NJINDA,C.,AND BREUER, M. 1991. Synthesis of optimal 1-hot coded on-chip controllers for BIST hardware. In Proceedings of the ACM/IEEE International Conference on Computer-Aided Design. ACM, New York, pp. 236-239.
• 34: M. Nourani , J. Carletta , C. Papachristou, A scheme for integrated controller-datapath fault testing, Proceedings of the 34th annual conference on Design automation, p.546-551, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266280]
• 35: U. Sparmann , D. Luxenburger , K.-T. Cheng , S. M. Reddy, Fast identification of robust dependent path delay faults, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.119-125, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217517]
• 36: VLSI TECHNOLOGY. 1993. 0.8-Micron CMOS VSC450 Portable Library. VLSI Technology, Inc.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.3 Reliability and Testing**
          Subjects: Built-in tests**

General Terms:
Design, Reliability

Keywords:
built-in self-test, register transfer level, synthesis-for-testability