COSMOS: a compiled simulator for MOS circuits

ABSTRACT

The COSMOS simulator provides fast and accurate switch-level modeling of MOS digital circuits. It attains high performance by preprocessing the transistor network into a functionally equivalent Boolean representation. This description, produced by the symbolic analyzer ANAMOS, captures all aspects of switch-level networks including bidirectional transistors, stored charge, different signal strengths, and indeterminate (X) logic values. The LGCC program translates the Boolean representation into a set of machine language evaluation procedures and initialized data structures. These procedures and data structures are compiled along with code implementing the simulation kernel and user interface to produce the simulation program. The simulation program runs an order of magnitude faster than our previous simulator MOSSIM II.

REFERENCES

• 1: Z. Barzilai , D. K. Beece , L. M. Hiusman , V. S. Iyegar , G. M. Silberman, SLS—a fast switch level simulator for verification and fault coverage analysis, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.164-170, July 1986, Las Vegas, Nevada, United States
• 2: R. E. Bryant,, "A Switch-Level Model and Simulator for MOS Digital Systems," IEEE Trans. on Computer8 Vol. C-33, No. 2 (February, 1984), pp. 160-177.
• 3: R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis~, IEEE Trans. on Computer-Aided Design of Integrated Circuits, accepted for publication, 1987.
• 4: R. E. Bryant, "Boolean Analysis of MOS Circuits", IEEE Trans. on Computer-Aided Design of Integrated Circuits, accepted for publication, 1987.
• 5: E. Cerny, and J. Gecsei, gSimulation of MOS Circuits by Decision Diagrams~, IEEE Trans. on Computer-Aided Design of Integrated Circuit,, VoL CAD-4, No. 4 (October, 1985), pp. 685-693.
• 6: G. Ditlow, W. Donath, and A. Ruehli, "Logic Equations for MOSFET Circuits", International Symposium on Circuits and Systems, IEEE, 1983, pp. 752-755.
• 7: I.N. Hajj, and D. Saab, "Symbolic Logic Simulation of MOS Circuits~, International Symposium on Circuits and Systems, IEEE, 1983, pp. 246- 249.
• 8: C. E. Shannon, ~A Symbolic Analysis of Relay and Switching Circuits", Trans. of the AIEE, Vol. 57 (1938), pp. 713-723.
• 9: I. SpiUinger, and G. M. Silberman, "Improving the Performance of a Switch-Level Simulator", IEEE Trans. on Computer-Aided Design of Integrated Circuits, Vol. CAD-5, No. 3 (July, 1986), pp. 685-693.
• 10: Robert Endre Tarjan, Fast Algorithms for Solving Path Problems, Journal of the ACM (JACM), v.28 n.3, p.594-614, July 1981 [doi>10.1145/322261.322273]
• 11: C. J. Term,n, Simulation Tools for Digital LSI Design, PhD Thesis, MIT Dept. Elec. Eng. and Comp. Sci., October, 1983.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques

General Terms:
Design, Experimentation, Measurement, Performance