Hierarchical model order reduction for signal-integrity interconnect synthesis

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Hierarchical model order reduction for signal-integrity interconnect synthesis

Full text

Pdf (690 KB)

Source

Great Lakes Symposium on VLSI archive
Proceedings of the 11th Great Lakes symposium on VLSI table of contents

West Lafayette, Indiana, United States

Pages: 109 - 114

Year of Publication: 2001

ISBN:1-58113-351-0

Authors

Yu-Min Lee	Department of Electrical and Computer Engineering, University of Wisconsin at Madison, Madison, WI
Charlie Chung-Ping Chen	Department of Electrical and Computer Engineering, University of Wisconsin at Madison, Madison, WI

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 11, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/368122.368883 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Chung-Ping Chen , Noel Menezes, Noise-aware repeater insertion and wire-sizing for on-chip interconnect using hierarchical moment-matching, Proceedings of the 36th ACM/IEEE conference on Design automation, p.502-506, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309987]
	2	L. O. Chua, C. Desoer and E. Kuh, Linear and Nonlinear Circuits, McGRAW-HILL Book Co., 1987.
	3	Jason Cong , Cheng-Kok Koh, Interconnect layout optimization under higher-order RLC model, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.713-720, November 09-13, 1997, San Jose, California, United States
	4	J. Lillis, C. K. Cheng, and T. T. Lin, Optimal and e2ficient buffer insertion and wire sizing, Prof. Custon Integrated Circuits Conference, pp. 259-262, May. 1995.
	5	Charles J. Alpert , Anirudh Devgan , Stephen T. Quay, Buffer insertion for noise and delay optimization, Proceedings of the 35th annual conference on Design automation, p.362-367, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277145]
	6	P. Feldman and R. W. Freund, Efficient linear circuit analysis by Pade approximation via the Lanezos process, IEEE Trans. Computer-Aided Design, vol. 14, no. 5, pp 639-649, May 1995.
	7	Qingjian Yu , Ernest S. Kuh, Exact moment matching model of transmission lines and application to interconnect delay estimation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.311-322, June 1995 [doi>10.1109/92.386230]
	8	International Symposium on Circuit And System, 1985.
	9	L. T. Pillage, R. A. Rohrer, C. Visweswariah, Electronic Circuit and System Simulation Methods, McGRAW-HILL Book Co., 1994.
	10	R. S. Tasy, Exact zero skew, IEEE Trans. on Computer- Aided Design of Integrated Circuits and Systems, 1993.
	11	Altan Odabasioglu , Mustafa Celik , Lawrence T. Pileggi, PRIMA: passive reduced-order interconnect macromodeling algorithm, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.58-65, November 09-13, 1997, San Jose, California, United States