Optimizing software performance for IP frame reassembly in an integrated architecture

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Optimizing software performance for IP frame reassembly in an integrated architecture

Full text

Pdf (132 KB)

Source

Workshop on Software and Performance archive
Proceedings of the 2nd international workshop on Software and performance table of contents

Ottawa, Ontario, Canada

Pages: 29 - 37

Year of Publication: 2000

ISBN:1-58113-195-X

Authors

Peter M. Ewert	Dept. of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada K7L 3N6
Naraig Manjikian	Dept. of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada K7L 3N6

Sponsors

SIGSOFT: ACM Special Interest Group on Software Engineering
IFIP WG 6.3 : IFIP WG 6.3
SIGMETRICS: ACM Special Interest Group on Measurement and Evaluation
IFIP WG 7.3 : IFIP WG 7.3

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 7, Citation Count: 0

Additional Information:

references index terms collaborative colleagues peer to peer

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/350391.350400 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Burger, D., and T. M. Austin. "The SimpleScalar tool set, version 2.0." Tech. Report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
	2	Charles D. Cranor , R. Gopalakrishnan , Peter Z. Onufryk, Architectural Considerations for CPU and Network Interface Integration, IEEE Micro, v.20 n.1, p.18-26, January 2000 [doi>10.1109/40.820048]
	3	Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, A performance comparison of contemporary DRAM architectures, Proceedings of the 26th annual international symposium on Computer architecture, p.222-233, May 01-04, 1999, Atlanta, Georgia, United States
	4	Elkateeb, A., and M. Elbeshti. "An evaluation of the AAL and ATM protocols processing requirements for the network interfaces design." In Proceedings of the 1999 Symposium on Performance Evaluation of Computer and Telecommunication Systems, Chicago, IL., July 1999, pp. 13-16.
	5	Linda Geppert, The 100-million transistor IC, IEEE Spectrum, v.36 n.7, p.22-24, July 1999
	6	R. J. Glaise, A two-step computation of cyclic redundancy code CRC-32 for ATM networks, IBM Journal of Research and Development, v.41 n.6, p.705-710, Nov. 1997
	7	R. F. Hobson and K. L. Cheung, "A High-Performance CMOS 32-Bit Parallel CRC Engine." IEEE Journal of Solid-State Circuits, Vol. 34, No.2, February 1999, pp. 233- 235.
	8	Richard F. Hobson , P. S. Wong, A parallel embedded-processor architecture for ATM reassembly, IEEE/ACM Transactions on Networking (TON), v.7 n.1, p.23-37, Feb. 1999 [doi>10.1109/90.759314]
	9	IBM Corporation, "Synchronous DRAMS: The DRAM of the Future," IBM MicroNews, First Quarter 1996. http://www.chips.ibm.com.
	10	N. Manjikian and P. R. McHardy. "An object-oriented framework for execution-driven architectural simulation." In Proceedings of the 1999 Symposium on Performance Evaluation of Computer and Telecommunication Systems, Chicago, IL., July 1999, pp. 227-231.
	11	Motorola Corporation, "MPC7400 RISC Microprocessor Technical Summary," Document MPC7400TS/D, Rev. 0, August 1999. http://www.motorola.com/SPS/PowerPC/AltiVec
	12	David Patterson , Thomas Anderson , Neal Cardwell , Richard Fromm , Kimberly Keeton , Christoforos Kozyrakis , Randi Thomas , Katherine Yelick, A Case for Intelligent RAM, IEEE Micro, v.17 n.2, p.34-44, March 1997 [doi>10.1109/40.592312]
	13	William Stallings, Data and computer communications (5th ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1996