An improved pass transistor synthesis method for low power, high speed CMOS circuits

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

An improved pass transistor synthesis method for low power, high speed CMOS circuits

Full text

Pdf (156 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 2000 international symposium on Low power electronics and design table of contents

Rapallo, Italy

Pages: 120 - 124

Year of Publication: 2000

ISBN:1-58113-190-9

Authors

Tudor Vinereanu	National Microelectronics Research Centre, University College, Cork, Ireland
Sverre Lidholm	National Microelectronics Research Centre, University College, Cork, Ireland

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 20, Citation Count: 0

Additional Information:

abstract references index terms collaborative colleagues peer to peer

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/344166.344541 What is a DOI?

ABSTRACT

A synthesis method for generating hybrid pass gate circuits is presented. These circuits combine features from both complementary CMOS and pass gates architectures. The simulation results using a 0.7 &mgr;m technology show that circuits synthesized according to the proposed method may achieve significant improvements in terms of area, power and delay over traditional full swing pass transistor logic and complementary CMOS.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Fenghao Mu , Christer Svensson, A layout-based schematic method for very high-speed CMOS cell design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.144-148, March 1999 [doi>10.1109/92.748214]
	2	V. G. Oklobdzija and B. Duchene. Pass-transistor dual logic value for low-power cmos. In Proceedings of the 1995 International Symposium on VLSI Technology, Taipei, Taiwan, pages 341-344, May 31-June 2 1995.
	3	A. Parameswar, H. Hara, and T. Sakurai. A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications. IEEE Journal of Solid-State Circuits, 31(6):804-809, June 1996.
	4	D. Radhakrishnan, S. R. Whitaker, and G. K. Maki. Formal design procedures for pass transistor switching circuits. IEEE Journal of Solid-State Circuits, SC-20(2):531-536, April 1985.
	5	M. Suzuki, N. Ohkubo, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome. A 1.5-ns 32-b cmos alu in double pass-transistor logic. IEEE Journal of Solid-State Circuits, 28(11):1145-1151, November 1993.
	6	K. Yano, Y. Sasaki, K. Rikino, and K. Seki. Top-down pass-transistor logic design. IEEE Journal of Solid-State Circuits, 31(6):792-803, June 1996.
	7	K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu. A 3.8-ns cmos 16x16-b multiplier using complementary pass-transistor logic. IEEE Journal of Solid-State Circuits, 25(2):388-395, April 1990.
	8	R. Zimmermann and W. Fichtner. Low-power logic styles: Cmos versus pass-transistor logic. IEEE Journal of Solid-State Circuits, 32(7):1079-1090, July 1997.