Requirements for models of achievable routing

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Requirements for models of achievable routing

Full text

Pdf (238 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 2000 international symposium on Physical design table of contents

San Diego, California, United States

Pages: 4 - 11

Year of Publication: 2000

ISBN:1-58113-191-7

Authors

Andrew B. Kahng	UCLA CS Dept., 3731 Boelter Hall, LA, CA
Stefanus Mantik	UCLA CS Dept., 3731 Boelter Hall, LA, CA
Dirk Stroobandt	Ghent University, ELIS Dept., Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 4, Citation Count: 13

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/332357.332364 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley Publishing Co., 1990.
	2	C. Douglass Bateman , C. S. Helvig , Gabriel Robins , Alexander Zelikovsky, Provably good routing tree construction with multi-port terminals, Proceedings of the 1997 international symposium on Physical design, p.96-102, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267697]
	3	Andrew E. Caldwell , Yu Cao , Andrew B. Kahng , Farinaz Koushanfar , Hua Lu , Igor L. Markov , Michael Oliver , Dirk Stroobandt , Dennis Sylvester, GTX: the MARCO GSRC technology extrapolation system, Proceedings of the 37th conference on Design automation, p.693-698, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337617]
	4	Q. Chen, J. Davis, P. Zarkesh-Ha and J. Meindl, "Via Impact and Via-Limited Chip Size", Private communication, Georgia Institute of Technology, 1999.
	5	P. Chong and R. K. Brayton, "Estimating and Optimizing Routing Utilization in DSM Design", Workshop notes Intl. Workshop on System-Level Interconnect Prediction, D. Stroobandt and A. B. Kahng, editors, 1999, pp. 97-102.
	6	Philip Christie , Dirk Stroobandt, The interpretation and application of Rent's rule, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.639-648, Dec. 2000 [doi>10.1109/92.902258]
	7	J. A. Davis, V. K. De and J. D. Meindl, "A Stochastic Wirelength Distribution for Gigascale Integration (GSI) - Part I: Derivation and Validation", IEEE Trans. on Electron Devices, vol. 45(3), 1998, pp. 580-589.
	8	W. E. Donath, "Placement and Average Interconnection Lengths of Computer Logic", IEEE Trans. on Circuits ~4 Syst., vol. CAS-26, 1979, pp. 272-277.
	9	W. E. Donath, "Wire Length Distribution for Placements of Computer Logic", IBM J. of Research and Development, vol. 25, 1981, pp. 152-155.
	10	J. C. Eble, V. K. De, D. S. Wills and J. D. Meindl, "A Generic System Simulator (GENESYS) for ASIC Technology and Architecture Beyond 2001", Proc. 9th Annual IEEE Intl. ASIC Conf., 1996, pp. 193-196.
	11	Bibiche Micha Geuskens, Modeling the influence of multilevel interconnect on chip performance, Rensselaer Polytechnic Institute, Troy, NY, 1998
	12	J. Griffith, G. Robins, J. S. Salowe and T. Zhang, "Closing the Gap: Near-Optimal Steiner Trees in Polynomial Time", IEEE Trans. on Computer-Aided Design of Integrated Circults and Systems, vol. 13(11), 1994, pp. 1351-1365.
	13	B. S. Landman and R. L. Russo, "On a Pin Versus Block Relationship for Partitions of Logic Graphs", IEEE Trans. on Computer, vol. C-20, 1971, pp. 1469-1479.
	14	Ralph H. J. M. Otten , Robert K. Brayton, Planning for performance, Proceedings of the 35th annual conference on Design automation, p.122-127, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277071]
	15	G.A. Sai-Halasz, "Performance Trends in High-Performance Processors", Proc. of IEEE, 1995, pp. 20-36.
	16	D. Stroobandt and J. Van Campenhout, "Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle", VLSI Design, Special Issue on Physical Design in Deep Submicron, vol. 10, 1999.
	17	Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]

CITED BY 13

	Ryan Kastner , Elaheh Bozorgzadeh , Majid Sarrafzadeh, Predictable routing, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Elaheh Bozorgzadeh , Ryan Kastner , Majid Sarrafzadeh, Creating and exploiting flexibility in steiner trees, Proceedings of the 38th conference on Design automation, p.195-198, June 2001, Las Vegas, Nevada, United States
	Ryan Kastner , Elaheh Bozorgzadeh , Majid Sarrafzadeh, An exact algorithm for coupling-free routing, Proceedings of the 2001 international symposium on Physical design, p.10-15, April 01-04, 2001, Sonoma, California, United States
	Raymond A. Wildman , Joshua I. Kramer , Daniel S. Weile , Phillip Christie, Multi-objective optimization of interconnect geometry, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.15-23, February 2003
	Xiaojian Yang , Ryan Kastner , Majid Sarrafzadeh, Congestion reduction during placement based on integer programming, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	X. Yang , M. Wang , R. Kastner , S. Ghiasi , M. Sarrafzadeh, Congestion reduction during placement with provably good approximation bound, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.316-333, July 2003
	Payman Zarkesh-Ha , Ken Doniger , William Loh , Peter Bendix, Prediction of interconnect adjacency distribution: derivation, validation, and applications, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France
	J. Dambre , D. Stroobandt , J. Van Campenhout, A probabilistic approach to clock cycle prediction, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA
	Andrew B. Kahng , Dirk Stroobandt, Wiring layer assignments with consistent stage delays, Proceedings of the 2000 international workshop on System-level interconnect prediction, p.115-122, April 08-09, 2000, San Diego, California, United States
	Phillip Christie , José Pineda de Gyvez, Prelayout interconnect yield prediction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.55-59, February 2003
	Phillip Christie , José Pineda de Gyvez, Pre-layout prediction of interconnect manufacturability, Proceedings of the 2001 international workshop on System-level interconnect prediction, p.167-173, March 31-April 01, 2001, Sonoma, California, United States
	Raguraman Venkatesan , Jeffrey A. Davis , Keith A. Bowman , James D. Meindl, Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.899-912, 12/1/2001
	Saurabh N. Adya , Mehmet C. Yildiz , Igor L. Markov , Paul G. Villarrubia , Phiroze N. Parakh , Patrick H. Madden, Benchmarking for large-scale placement and beyond, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA