An FPGA implementation and performance evaluation of the Serpent block cipher

ABSTRACT

With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Eneryption Standard (AES) development process is well underway. It is hoped that the result of the AES process will be the specification of a new non-classified encryption algorithm that will have the global acceptance achieved by DES as well as the capability of long-term protection of sensitive information. The technical analysis used in determining which of the potential AES candidates will be selected as the Advanced Encryption Algorithm includes efficiency testing of both hardware and software implementations of candidate algorithms. Reprogrammable devices such as Field Programmable Gate Arrays (FPGAs) are highly attractive options for hardware implementations of encryption algorithms as they provide cryptographic algorithm agility, physical security, and potentially much higher performance than software solutions. This contribution investigates the significance of an FPGA implementation of Serpent, one of the Advanced Encryption Standard candidate algorithms. Multiple architecture options of the Serpent algorithm will be explored with a strong focus being placed on a high speed implementation within an FPGA in order to support security for current and future high bandwidth applications. One of the main findings is that Serpent can be implemented with encryption rates beyond 4 Gbit/s on current FPGAs.

REFERENCES

• 1: Douglas R. Stinson, Cryptography: Theory and Practice, CRC Press, Inc., Boca Raton, FL, 1995
• 2: National Institute of Standards and Technology (NIST), First Advanced Eneryption Standard (AES) Conference, (Ventura, CA), 1998.
• 3: National Institute of Standards and Technology (NIST), Second Advanced Encryption Standard (AES) Conference, (Rome, Italy), March 1999.
• 4: B. Schneier, Applied Cryptography. John Wiley & Sons Inc., 2nd ed., 1995.
• 5: R. Doud, "Hardware Crypto Solutions Boost VPN," Electronic Engineering Times, pp. 57-64, April 1999.
• 6: B. Gladman, "Implementation Experience with AES Candidate Algorithms," in Proceedings: Second AES Candidate Conference (AES2), (Rome, Italy), March 1999.
• 7: Jens-Peter Kaps , Christof Paar, Fast DES Implementation for FPGAs and Its Application to a Universal Key-Search Machine, Proceedings of the Selected Areas in Cryptography, p.234-247, August 17-18, 1998
• 8: E. Biham, "A Fast New DES Implementation in Software," Technical Report, Computer Science Department, Technion - Israel Institute of Technology, Haifa, Israel, 1997.
• 9: Andreas Pfitzmann , Ralf Aßmann, More efficient software implementations of (generalized) DES, Computers and Security, v.12 n.5, p.477-500, Aug. 1993 [doi>10.1016/0167-4048(93)90069-H]
• 10: J. Hughes, "Implementation of NBS/DES Encryption Algorithm in Software," in Colloquium on Techniques and Implications of Digital Privacy and Authentication Systems, 1981.
• 11: D. Runje , M. Kovac, Universal strong encryption FPGA core implementation, Proceedings of the conference on Design, automation and test in Europe, p.923-924, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 12: O. Mencer, M. Morf, and M. Flynn, "Hardware Software Tri-Design of Encryption for Mobile Communication Units," in Proceedings of International Conference on Acoustics, Speech, and Signal Processing, (Seattle, WA), May 1998.
• 13: M. Riaz and H. Heys, "The FPGA Implementation of RC6 and CAST-256 Encryption Algorithms," in Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering CCECE'99, (Edmonton, Alberta, Canada), May 1999.
• 14: A. Elbirt, "An FPGA Implementation and Performance Evaluation of the CAST-256 Block Cipher," Technical Report, Cryptography and Information Security Group, Electrical and Computer Engineering Department, Worcester Polytechnic Institute, Worcester, MA, May 1999.
• 15: R. Anderson, E. Biham, and L. Knudsen, "Serpent: A Proposal for the Advanced Encryption Standard," in First Advanced Encryption Standard (AES) Conference, (Ventura, CA), 1998.
• 16: H. Feistel, "Cryptography and Computer Privacy," Scientific American, no. 228, pp. 15-23, 1973.
• 17: Bruce Schneier , John Kelsey, Unbalanced Feistel Networks and Block Cipher Design, Proceedings of the Third International Workshop on Fast Software Encryption, p.121-144, February 21-23, 1996
• 18: A. Elbirt and C. Poor, "Towards an FPGA Architecture Optimized for Public-Key Algorithms," in The SPIE's Symposium on Voice, Video, and Data Communications, (Boston, MA), September 19-22 1999.
• 19: Xilinx Inc., Virtex 2.5V Field Programmable Gate Arrays, 1998.
• 20: D. Craig Wilcox , Lyndon G. Pierson , Perry J. Robertson , Edward L. Witzke , Karl Gass, A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.37-48, August 12-13, 1999

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design, Performance, Security

Keywords:
FPGA, VHDL, algorithm-agility, block cipher, cryptography