VLSI design process

ABSTRACT

This paper presents a review of the computer-aided design of VLSI devices. For illustrative purposes, the design methodology is modeled as an idealized two-level process. In the first level, known as the functional level, the requirements of the device are converted into logic description and tests are generated. The second level consists of the physical design involving layout. In each level, our model represents the design as a feedback process with verification closing the loop on synthesis or layout. While the future design methodology might be closer to this idealization, today's design process differs significantly depending upon the specific design environment.

REFERENCES

• 1: V. D. Agrawal,"Computer-Aids in VLSI Design," International Conference on Computers, Systems & Signal Processing, Bangalore, India, December 10- 12, 1984.
• 2: Merlin Dorfman , Richard F. Flynn, ART-an automated requirements traceability system, Journal of Systems and Software, v.4 n.1, p.63-74, April 1984 [doi>10.1016/0164-1212(84)90022-0]
• 3: D. J. Ellenberger , Y. W. Ng, AIDE - a tool for computer architecture design, Proceedings of the 18th conference on Design automation, p.796-803, June 29-July 01, 1981, Nashville, Tennessee, United States
• 4: S. G. Shiva, "Computer Hardware Description Languages - A Tutorial," Proc. IEEE, Vol. 67, pp. 1605-1615, December 1979.
• 5: S. J. Hong, R. G. Cain, and D. L. Ostapko, "MINI: A Heuristic Approach for Logic Minimization," IBM J. Res. Dev., Vol. 18, pp. 443-458, September 1974.
• 6: Nripendra N. Biswas, Computer aided minimization procedure for boolean functions, Proceedings of the 21st conference on Design automation, p.699-702, June 25-27, 1984, Albuquerque, New Mexico, United States
• 7: P. Agrawal and M. J. Meyer, "Automation in the Design of Finite State Machines," VLSI Design, Vol. V, pp. 74-84, September 1984.
• 8: N. J. Elias , A. W. Wetzel, The IC Module Compiler, a VLSI system design aid, Proceedings of the 20th conference on Design automation, p.46-49, June 27-29, 1983, Miami Beach, Florida, United States
• 9: Jean Dussault , Chi-Chang Liaw , Michael M. Tong, A high level synthesis tool for MOS chip design, Proceedings of the 21st conference on Design automation, p.308-314, June 25-27, 1984, Albuquerque, New Mexico, United States
• 10: A. D. Lopez and H-F S. Law, "A Dense Gate Matrix Layout Method for MOS VLSI," IEEE J. Sol. State Orcuits, Vol. ED-27, pp. 1671-1675.
• 11: M. R. Buric, et al, "Plex: Automatically Generated Microcomputer Layouts," Proc. IEEE Int. Conf. Comp. Des., Port Chester, N.Y., October 1983, pp. 181-184.
• 12: R. Southard, "MacPitts: An Approach to Silicon Compilation," Computer, Vol. 16, December 1983.
• 13: J. Soukup, "Circuit Layout," Proc. IEEE, Vol. 69, pp. 1281-1304, October 1981.
• 14: G. Persky, D. N. Deutsch, and D. G. Schweikert, "LTX - A Minicomputer based System for Automated LSI Layout," j. Des. Auto. Fault Tolerant Comp., Vol. 1, pp. 217-255, May 1977.
• 15: A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel, Chip layout optimization using critical path weighting, Proceedings of the 21st conference on Design automation, p.133-136, June 25-27, 1984, Albuquerque, New Mexico, United States
• 16: Neil Weste, Virtual grid symbolic layout, Proceedings of the 18th conference on Design automation, p.225-233, June 29-July 01, 1981, Nashville, Tennessee, United States
• 17: D. H. Potter, J. D. Tauke, and A. A. Yiannoulos, "Parameterized Procedural Module Generation for Physical Integrated Circuit Design," Proc. IEEE Int. Conf. Comp. Des., Port Chester, N.Y., Oct.-Nov., 1983, pp. 290-293.
• 18: P. A. Swartz, B. R. Chawla, T. R. Luczejko, K. Mednick, and H. K. Gummel, "HCAP - A Topological Analysis Program for IC Mask Artwork," Proc. IEEE Int. Conf. Comp. Des., Port Chester, N.Y., Oct.-Nov., 1983, pp. 298-301.
• 19: Thomas G. Szymanski , Christopher J. Van Wyk, Space efficient algorithms for VLSI artwork analysis, Proceedings of the 20th conference on Design automation, p.734-739, June 27-29, 1983, Miami Beach, Florida, United States
• 20: S. G. Chappell, C. H. Elmendorf, and L. D. Schmidt, "LAMP: Logic-Circuit Simulators," Bell Syst. Tech. J., Vol. 53, pp. 1451-1476, October 1974.
• 21: B. R. Chawla, H. K. Gummel, and P. Kozak, "MOTIS - An MOS Timing Simulator," IEEE Trans. Cir. Syst., Vol. CAS-22, pp. 901-910, December 1975.
• 22: V. D. Agrawal, A. K. Bose, P. Kozak, H. N. Nham, and E. Pacas-Skewes, "Mixed-Mode Simulation in the MOTIS System," J. Digital Systems, Vol. V, pp. 383-400, Winter 1981.
• 23: R. E. Bryant, "A Switch-Level Model and Simulator for MOS Digital Systems," IEEE Trans. Comput., Vol. C-33, pp. 160-177, February 1984.
• 24: L. W. Nagel, "ADVICE for circuit simulation," Proc. Int. Syrup. Cir. and Syst., Houston, TX, April 28-30, 1980, pp, 28-30.
• 25: Vishwani D. Agrawal, Synchronous path analysis in MOS circuit simulator, Proceedings of the 19th conference on Design automation, p.629-635, January 1982
• 26: S. McCabe, "A Program for Hierarchical Verification of VLSI Layouts," VLSI Design, Vol. V, pp. 70-76, August 1984.
• 27: A. E. Ruehli and G. S. Ditlow, "Circuit Analysis, Logic Simulation, and Design Verification for VLSI," Proc. IEEE, Vol. 71, pp. 34-48, January 1983.
• 28: Van E. Kelly, The CRITTER system: Automated critiquing of digital circuit designs, Proceedings of the 21st conference on Design automation, p.419-425, June 25-27, 1984, Albuquerque, New Mexico, United States
• 29: S. C. Seth and V. D. Agrawal, "Automated Chip Testing," IEEE Spectrum, to be published.
• 30: P. Goel and P. R. Moorby, "Fault Simulation Techniques for VLSI Circuits," VLSI Design, Vol. V, pp, 22-26, July 1984.
• 31: D. M. Singer, "Testability Analysis of MOS VLSI Circuits," Proc. Int. Test Conf., Philadelphia, PA, October 16-18, 1984, pp. 690-696.
• 32: V. D. Agrawal, S. K. Jain, and D. M. Singer, "A CAD System for Design for Testability," VLSI Design, Vol. V, pp. 46-54, October 1984.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

General Terms:
Algorithms, Design, Theory