Resource usage models for instruction scheduling

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Resource usage models for instruction scheduling: two new models and a classification

Full text

Pdf (1.15 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 13th international conference on Supercomputing table of contents

Rhodes, Greece

Pages: 417 - 424

Year of Publication: 1999

ISBN:1-58113-164-X

Authors

V. Janaki Ramanan	Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore 560 012, India
R. Govindarajan	Supercomputer Education and Research Centre, Department of Computer Science and Automation, Indian Institute of Science, Bangalore 560 012, India

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 14, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305138.305226 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
	2	Vasanth Bala , Norman Rubin, Efficient instruction scheduling using finite state automata, Proceedings of the 28th annual international symposium on Microarchitecture, p.46-56, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	3	Gary R. Beck , David W. L. Yen , Thomas L. Anderson, The Cydra 5 minisupercomputer: architecture and implementation, The Journal of Supercomputing, v.7 n.1-2, p.143-180, May 1993 [doi>10.1007/BF01205183]
	4	James C. Dehnert , Ross A. Towle, Compiling for the Cydra 5, The Journal of Supercomputing, v.7 n.1-2, p.181-227, May 1993 [doi>10.1007/BF01205184]
	5	Alexandre E. Eichenberger , Edward S. Davidson, A reduced multipipeline machine description that preserves scheduling constraints, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.12-22, May 21-24, 1996, Philadelphia, Pennsylvania, United States
	6	Alexandre E. Eichenberger , Santosh G. Abraham , Edward S. Davidson, Modulo scheduling, machine representations, and register-sensitive algorithms, 1996
	7	J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Trans. on Computers, 7(30):478- 490~ July 1981.
	8	Philip B. Gibbons , Steven S. Muchnick, Efficient instruction scheduling for a pipelined architecture, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.11-16, June 25-27, 1986, Palo Alto, California, United States
	9	John C. Gyllenhaal , Wen-mei W. Hwu , B. Ramabriohna Rau, Optimization of machine descriptions for efficient use, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.349-358, December 02-04, 1996, Paris, France
	10	Richard A. Huff, Lifetime-sensitive modulo scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.258-267, June 21-25, 1993, Albuquerque, New Mexico, United States
	11	P.Y-T. Hsu. Design of the r-8000 microprocessor. Technical report, MIPS Technologies Inc., Mountain View, CA, June 1994.
	12	P. M. Kogge. The Architecture of Pipelined Computers. McGraw-Hill Book Co., New York, NY, 1981.
	13	M. S. Lain. Instruction scheduling for superscalar architectures. Annual Review of Comp. Sci., 4:173-201, 1990.
	14	P. Geoffrey Lowney , Stefan M. Freudenberger , Thomas J. Karzes , W. D. Lichtenstein , Robert P. Nix , John S. O'Donnell , John Ruttenberg, The multiflow trace scheduling compiler, The Journal of Supercomputing, v.7 n.1-2, p.51-142, May 1993 [doi>10.1007/BF01205182]
	15	Thomas Müller, Employing finite automata for resource scheduling, Proceedings of the 26th annual international symposium on Microarchitecture, p.12-20, December 01-03, 1993, Austin, Texas, United States
	16	Todd A. Proebsting , Christopher W. Fraser, Detecting pipeline structural hazards quickly, Proceedings of the 21st ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.280-286, January 16-19, 1994, Portland, Oregon, United States [doi>10.1145/174675.177904]
	17	H. S. Warren, Jr., Instruction scheduling for the IBM RISC System/6000 processor, IBM Journal of Research and Development, v.34 n.1, p.85-92, Jan. 1990