| HIMALAYAS — a hierarchical compaction system with a minimized constraint set |
| Full text |
Pdf
(873 KB)
|
| Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
table of contents
Santa Clara, California, United States
Pages: 150 - 157
Year of Publication: 1992
ISBN:0-89791-540-2
|
|
Authors
|
|
Jin-fuw Lee
|
IBM Thomas J. Watson Research Center, Yorktown Heights, NY
|
|
Donald T. Tang
|
IBM Thomas J. Watson Research Center, Yorktown Heights, NY
|
|
| Sponsors |
|
| Publisher |
IEEE Computer Society Press
Los Alamitos, CA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 1, Downloads (12 Months): 9, Citation Count: 3
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
D. Boyer, "Symbolic compaction benchmarks", Proc. Int. Conf. on Computer Design, pp. 186-191; 209-217, 1987.
|
| |
2
|
|
| |
3
|
P. Eichenberger and M. Horowitz, "Toroidal compaction of symbolic layouts for regular structures", Proc. ICCAD, pp. 142-145, 1987.
|
| |
4
|
K. Mehlhom and W. Rulling, "Compaction on the toms", IEEE trans on CAD, vol. 9, No. 4, pp. 389- 397, Apr. 1990.
|
| |
5
|
D. Marple, M. Smulders and H. Hegen, "Tailor: A layout system based on trapezoidal comer stitching", IEEE trans on CAD, vol. 9, No. 1, pp. 66- 90, Jan. 1990.
|
| |
6
|
|
| |
7
|
W. Kim , J. Lee , H. Shin, A new hierarchical layout compactor using simplified graph models, Proceedings of the 29th ACM/IEEE conference on Design automation, p.323-326, June 08-12, 1992, Anaheim, California, United States
|
| |
8
|
H. Shin, A. L. Sangiovanni-Vincentelli, and C. H. Sequin, "Two-dimensional module compactor based on zonerefining", Proc. Int. Conf. on Computer Design, pp. 201-203, 1987.
|
 |
9
|
|
 |
10
|
|
 |
11
|
|
| |
12
|
M. Y. Hsueh, "Symbolic layout and compaction of integrated circuits", ERL Memo, UCB/ERL M79/80, Univ. of Berkeley, Dec. 1979.
|
| |
13
|
J. F. Lee, "A new framework of design rules for compaction of VLSI layouts", IEEE trans on CAD, vol. 7, No. 11, pp. 1195- 1204, Nov 1988.
|
| |
14
|
Optimization Subroutine Library, IBM manual SC23-0519-02
|
CITED BY 3
|
|
|
So-Zen Yao , Chung-Kung Cheng , Debaprosad Dutt , Surendra Nahar , Chi-Yuan Lo, Cell-based hierarchical pitchmatching compaction using minimal LP, Proceedings of the 30th international conference on Design automation, p.395-400, June 14-18, 1993, Dallas, Texas, United States
|
|
|
Peer to Peer - Readers of this Article have also read:
-
Data structures for quadtree approximation and compression
Communications of the ACM
28, 9
Hanan Samet
-
A hierarchical single-key-lock access control using the Chinese remainder theorem
Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
Kim S. Lee
, Huizhu Lu
, D. D. Fisher
-
The GemStone object database management system
Communications of the ACM
34, 10
Paul Butterworth
, Allen Otis
, Jacob Stein
-
Putting innovation to work: adoption strategies for multimedia communication systems
Communications of the ACM
34, 12
Ellen Francik
, Susan Ehrlich Rudman
, Donna Cooper
, Stephen Levine
-
An intelligent component database for behavioral synthesis
Proceedings of the 27th ACM/IEEE Design Automation Conference on
Gwo-Dong Chen
, Daniel D. Gajski
|