Simultaneous buffer insertion and non-Hanan optimization for VLSI interconnect under a higher order AWE model

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Simultaneous buffer insertion and non-Hanan optimization for VLSI interconnect under a higher order AWE model

Full text

Pdf (774 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 1999 international symposium on Physical design table of contents

Monterey, California, United States

Pages: 133 - 138

Year of Publication: 1999

ISBN:1-58113-089-9

Authors

Jiang Hu	Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN
Sachin S. Sapatnekar	Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 6, Citation Count: 3

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/299996.300041 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	W. C. Elmore, "The transient response of damped linear network with particular regard to wideband amplitiers," Journal of Applied Physics, Vol. 19, pp. 55-63, 1948.
	2	J. Rubinstein, P. Penfield and M. A. Horowitz, "Signal delay in RC tree networks," IEEE Transactions on Computer-Aided Design, Vol. CAD-2, No. 3, pp. 202- 211, July 1983.
	3	L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Bysterns, Vol. 9, No. 4, pp. 352-366, Apr. 1990.
	4	Curtis L. Ratzlaff , Nanda Gopal , Lawrence T. Pillage, RICE: Rapid interconnect circuit evaluator, Proceedings of the 28th conference on ACM/IEEE design automation, p.555-560, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127732]
	5	J. Qian, S. Pullela and L. T. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IF, BE Transactions on Computer.Aided Design of Integrated Circuits and Systems, Vol. 13, No. 12, pp. 1526-35, Dec. 1994.
	6	Rohini Gupta , Byron Krauter , Bogdan Tutuianu , John Willis , Lawrence T. Pileggi, The Elmore delay as bound for RC trees with generalized input signals, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.364-369, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217556]
	7	K.D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, "Near-optimal critical sink routing tree constructions," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 12, pp. 1417- 36, Dec. 1995.
	8	Jason Cong , Cheng-Kok Koh, Interconnect layout optimization under higher-order RLC model, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.713-720, November 09-13, 1997, San Jose, California, United States
	9	John Lillis , Chung-Kuan Cheng , Ting-Ting Y. Lin , Ching-Yen Ho, New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing, Proceedings of the 33rd annual conference on Design automation, p.395-400, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240594]
	10	F. J. Liu, J. LiUis and C. K. Cheng, "Design and implementation of a global router based on a new layoutdriven timing model with three poles," Proceedings of the IEEE International Symposium on Circuits and Systems, 1997.
	11	John Lillis , Premal Buch, Table-lookup methods for improved performance-driven routing, Proceedings of the 35th annual conference on Design automation, p.368-373, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277146]
	12	Sachin S. Sapatnekar, RC interconnect optimization under the Elmore delay model, Proceedings of the 31st annual conference on Design automation, p.387-391, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196430]
	13	Huibo Hou , Sachin S. Sapatnekar, Routing tree topology construction to meet interconnect timing constraints, Proceedings of the 1998 international symposium on Physical design, p.205-210, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274565]
	14	H. Hou, J. Hu and S. S. Sapatnekar, "NonHanan routing", to be published on IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
	15	L. P. V. Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay", Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 865-868, 1990.
	16	John Lillis , Chung-Kuan Cheng , Ting-Ting Y. Lin, Simultaneous Routing and Buffer Insertion for High Performance Interconnect, Proceedings of the 6th Great Lakes Symposium on VLSI, p.148, March 22-23, 1996
	17	Jatan C. Shah , Sachin S. Sapatnekar, Wiresizing with Buffer Placement and Sizing for Power-Delay Tradeoffs, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.346, January 03-06, 1996
	18	Takumi Okamoto , Jason Cong, Buffered Steiner tree construction with wire sizing for interconnect layout optimization, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.44-49, November 10-14, 1996, San Jose, California, United States
	19	Amir H. Salek , Jinan Lou , Massoud Pedram, A simultaneous routing tree construction and fanout optimization algorithm, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.625-630, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289098]
	20	Y. Jiang, S. S. Sapatnekar, C. Bamji and J. Kim, "Combined transistor sizing with buffer insertion for timing optimization", Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 605-608, 1998.

CITED BY 3

	Vishal Khandelwal , Azadeh Davoodi , Akash Nanavati , Ankur Srivastava, A Probabilistic Approach to Buffer Insertion, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.560, November 09-13, 2003
	Olivier Coudert, Logical and physical design: a flow perspective, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
	Olivier Coudert , Jason Cong , Sharad Malik , Majid Sarrafzadeh, Incremental CAD, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California