Gate sizing with controlled displacement

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Gate sizing with controlled displacement

Full text

Pdf (840 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 1999 international symposium on Physical design table of contents

Monterey, California, United States

Pages: 127 - 132

Year of Publication: 1999

ISBN:1-58113-089-9

Authors

Wei Chen	Department of Electrical Engineering - System, University of Southern California, Los Angeles, CA
Cheng-Ta Hsieh	Department of Electrical Engineering - System, University of Southern California, Los Angeles, CA
Massoud Pedram	Department of Electrical Engineering - System, University of Southern California, Los Angeles, CA

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 8, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/299996.300038 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Jinan Lou , Amir H. Salek , Massoud Pedram, An exact solution to simultaneous technology mapping and linear placement problem, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.671-675, November 09-13, 1997, San Jose, California, United States
	2	Amir H. Salek , Jinan Lou , Massoud Pedram, A simultaneous routing tree construction and fanout optimization algorithm, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.625-630, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289098]
	3	Olivier Coudert , Ramsey Haddad , Srilatha Manne, New algorithms for gate sizing: a comparative study, Proceedings of the 33rd annual conference on Design automation, p.734-739, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240658]
	4	J.P.Ftshbum, A.E.Du~op, 'TILOS: a Posynomial Programming Approach to Transistor Sizing% Proc. Intl. Conf. on CAD, pp.326- 328, Nov 1985.
	5	Michel R. C. M. Berkelaar , Jochen A. G. Jess, Gate sizing in MOS digital circuits with linear programming, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
	6	Chung-Ping Chen , Chris C. N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.617-624, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289097]
	7	"National Technology Roadmap % Semiconductor Industry Association, 1997.
	8	Weitong Chuang , Ibrahim N. Hajj, Delay and area optimization for compact placement by gate resizing and relocation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.145-148, November 06-10, 1994, San Jose, California, United States
	9	F.R.K.Chung, F.K.Hwang, 'The Largest Minimal Rectilinear Steiner Trees for a Set of N Points Enclosed in a Rectangle with Given Perimeter", "Networks'; 9:19-36, 1979.
	10	D.Luenberger, "Linear and Nonlinear Programming", pp.180, 1984.
	11	J.M.Kleinhans, G.Sigl, F.M.Johannes, K.J.Antreich, "GORDIAN: VI.~I Placement by Quadratic Progmnmffng and Slicing Optimization'; IEEE Trans. on Computer-Aided Design, vol.10, No.3, pp.356-365, Mar 1991.
	12	B.M. Riess, G.G. Ettelt, "SPEED: Fast and Efficient Timing Driven Placement", Proc. Intl. Symposium Of Circuits and Systems, pp.377- 380, 1995.
	13	M. Berkelaar, "Area-Power-Delay Trade-off in Logic Synthesis~, Ph.D Thesis, Eindhoven University of Technology, 1992.
	14	Pak K. Chan, Algorithms for library-specific sizing of combinational logic, Proceedings of the 27th ACM/IEEE conference on Design automation, p.353-356, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123302]
	15	C.Beightler, D.T.Philips, "Applied Geometric Programming'; 1976.
	16	K. O. Kortanek , Xiaojie Xu , Yinyu Ye, An infeasible interior-point algorithm for solving primal and dual geometric programs, Mathematical Programming: Series A and B, v.76 n.1, p.155-181, Jan. 2, 1997 [doi>10.1007/BF02614382]
	17	M.Avriel, R.Dembo, U.Passy, "Solution of Generalized Geometric Programming", International Journal for Numerical Methods in Engineering, vol.9, 1975.
	18	RJ. Duffin, "Linearizing Geometric Programs", SIAM Review, vol. 12, pp.211-237, 1970.