Confidence analysis for defect-level estimation of VLSI random testing

ABSTRACT

The defect level in circuit testing is the percentage of circuits such as chips, that are defective and shipped for use after testing. Our previously published results showed that the defect level of circuit fabrication and testing should be a probability distribution, rather than a single value, and the concept of confidence degree was proposed [Gondalia et al. 1993; Jone et al. 1995]. In this work, defect level is represented by a confidence interval which is more conventional and easier to interpret. The point estimate of defect level analysis and conditions to avoid meaningless confidence intervals are also investigated. Methods for adaptive random test length determination driven by different confidence intervals or interval length are proposed to meet both test requirements and test costs tradeoff. Finally, a complete test plan that can direct the test flow from fabrication infancy to maturity is suggested.

REFERENCES

• 1: ABRAMOVICI, M., BREUER, M., AND FRIEDMAN, A. 1990. Digital Systems Testing and Testable Design. Computer Science Press, New York.
• 2: AGRAWAL, V. D. AND SETH, S.C. 1988. Test Generation for VLSI Chips. IEEE Computer Society, Washington, DC.
• 3: AGRAWAL, V. D., SETH, S. C., AND AGRAWAL, P. 1982. Fault coverage requirements in production testing of LSI circuits. IEEE Trans. Solid-State Circ. SC-17, 57-61.
• 4: BRGLEZ, F. 1985. A fast fault grader: Analysis and applications. In Proceedings of the International Test Conference (Philadelphia, PA, Nov. 19-21), 785-794.
• 5: CORSI, F., MARTINO, S., AND WILLIAMS, T.W. 1993. Defect level as a function of fault coverage and yield. In Proceedings of the European Test Conference (Rotterdam, Apr. 19-22), 507-508.
• 6: DAS, D.V., SETH, S.C., WAGNER, P.T., ANDERSON, J.C., AND AGRAWAL, V.D. 1990. An experimental study on reject ratio prediction for VLSI circuits: Kokomo revisited. In Proceedings of the International Test Conference (Washington, D.C., Sept. 10-14), 712-720.
• 7: Jose Pineda de Gyvez, Integrated Circuit Defect-Sensitivity: Theory and Computational Models, Kluwer Academic Publishers, Norwell, MA, 1992
• 8: Paresh Gondalia , Allan Gutjahr , Wen-Ben Jone, Realizing a High Measure of Confidence for Defect Level Analysis of Random Testing, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.478-487, October 17-21, 1993
• 9: HUISMAN, L.M. 1993. Fault coverage and yield prediction: Do we need more than 100% coverage? In Proceedings of the European Test Conference (Rotterdam, Apr. 19-22), 180- 187.
• 10: JACOMINO, M. AND DAVID, R. 1989. A new approach of test confidence estimation. In Proceedings of the International Symposium on Fault-Tolerant Computing (Chicago, IL, June), 307-314.
• 11: JAIN, S. K. AND AGRAWAL, V.D. 1985. Statistical fault analysis. IEEE Des. Test Comput. 2 (Feb.), 38-44.
• 12: JONE, W.B. 1993. Defect level estimation of circuit testing using sequential statistical analysis. IEEE Trans. Comput. Aided Des. 12 (Feb.), 336-348.
• 13: Wen-Ben Jone , Paresh Gondalia , Allan Gutjahr, Realizing a high measure of confidence for defect level analysis of random testing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.446-450, Sept. 1995 [doi>10.1109/92.407003]
• 14: KRIEGER, R., BECKER, B., AND SINKOVIC, R. 1993. A BDD-based algorithm for computation of exact fault detection probabilities. In Proceedings of the International Symposium on Fault-Tolerant Computing (Toulouse, June 22-24), 186-195.
• 15: MALY, W., STROJWAS, A. J., AND DIRECTOR, S.W. 1986. VLSI yield prediction and estimation: A unified framework. IEEE Trans. Comput. Aided Des. CAD-5 (Jan.), 114-130.
• 16: MAXWELL, P.C. 1994. Quality impacts of non-uniform fault coverage. In Proceedings of the IEEE VLSI Test Symposium (Cherry Hill, NJ, Apr. 25-28), 197-200.
• 17: Peter C. Maxwell , Robert C. Aitken , Vic Johansen , Inshen Chiang, The Effect of Different Test Sets on Quality Level Prediction: When is 80% better than 90%?, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.358-364, October 26-30, 1991
• 18: MCCLUSKEY, E. J. AND BUELOW, F. 1989. IC quality and test transparency. IEEE Trans. Ind. Electron. 36 (May), 197-202.
• 19: MILLMAN, S.D. 1993. Improving quality: Yield vs. test coverage. In Proceedings of the IEEE International Conference on Wafer Scale Integration (San Francisco, CA, Jan. 1991), 279-288.
• 20: PARK, J., NAIVAR, M., KAPUR, R., MERCER, M. R., AND WILLIAMS, T.W. 1994. Limitations in predicting defect level based on stuck-at fault coverage. In Proceedings of the IEEE VLSI Test Symposium (Cherry Hill, NJ, June 25-28), 186-191.
• 21: PARKER, K. P. AND MCCLUSKEY, E.J. 1975. Probabilistic treatment of general combinational networks. IEEE Trans. Comput. C-24 (June), 278-280.
• 22: POWELL, T. J., BUTLER, K. M., ALES, M., HALEY, R., AND PERRY, M. 1994. Correlating defect level to final test fault coverage for modular structured designs. In Proceedings of the IEEE VLSI Test Symposium (Cherry Hill, NJ, Apr. 25-28), 192-196.
• 23: Ross, S.M. 1985. Introduction to Probability Models, Third Edition. Academic, Orlando, FL.
• 24: SETH, S. C. AND AGRAWAL, V.D. 1984. Characterizing the LSI yield equation from wafer test data. IEEE Trans. Comput. Aided Des. CAD-3 (April), 250-253.
• 25: SETH, S. C. AND AGRAWAL, V.D. 1989. On the probability of fault occurrence. In Defect and Fault Tolerance in VLSI Systems, I. Koren, Ed., Plenum, New York, 47-52.
• 26: WADSACK, R.L. 1978. Fault coverage in digital integrated circuits. Bell Syst. Tech. J. 57 (May/June), 1475-1488.
• 27: WANG, M.J. 1994. The Engineering Department, Electronics Research and Service Organization, Industrial Technology Research Institute, Hsinchu, Taiwan (private communication).
• 28: WILLIAMS, T.W. 1985. Test length in a self-testing environment. IEEE Des. Test (April), 59-63.
• 29: WILLIAMS, T. W. AND BROWN, N.C. 1981. Defect level as a function of fault coverage. IEEE Trans. Comput. C-30 (Dec.), 987-988.
• 30: Hans-Joachim Wunderlich, PROTEST: a tool for probabilistic testability analysis, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.204-211, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317858]
• 31: P. S. Yu , C. M. Krishna , Y.-H. Lee, Optimal Design and Sequential Analysis of VLSI Testing Strategy, IEEE Transactions on Computers, v.37 n.3, p.339-347, March 1988 [doi>10.1109/12.2171]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability

General Terms:
Experimentation, Measurement, Performance, Reliability

Keywords:
VLSI testing, defect level analysis, random testing, test confidence analysis, test quality