ACM Home Page
Please provide us with feedback. Feedback
Simulation of coupling capacitances using matrix partitioning
Full text PdfPdf (720 KB)
Source International Conference on Computer Aided Design archive
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design table of contents
San Jose, California, United States
Pages: 12 - 18  
Year of Publication: 1998
ISBN:1-58113-008-2
Authors
Tuyen V. Nguyen  BM Austin Research Laboratory, Austin, TX
Anirudh Devgan  BM Austin Research Laboratory, Austin, TX
Ali Sadigh  BM Electronic Design Automation, HopeweIl Junction, NY
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 13,   Citation Count: 2
Additional Information:

references   cited by   index terms   collaborative colleagues   peer to peer  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/288548.288554
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
A. Devgan and R. A. Rohrer, "Adaptively Controlled Explicit Simulation;' IEEE Trans. Computer-Aided Devign, Vol. 13, pp.746-762, June 1994.
 
2
C. Visweswariah and R. A. Rohrer, "Pieeewise Approximate Circuit Simulation" IEEE Trans. Computer-Aided D~~ign, pp. 861-870, July 1991.
3
4
 
5
B.J. George, "Topology and Device Constraints in Activity Driven Adaptive Partitioning Transient Simulation;' Master's Thesis, Carnegie- Mellon University, May 199 I.
 
6
Y.H. Shih and S. M. Kang, "ILLIADS: A Fast Timing and Reliability Simulator for Digital MOS Circuits7' IEEE Trat~. Computer-Aided D~ign, pp. 1387-1402, Sept. 1993.
 
7
S. Lin, M. M. Sadowska, and E. S. Kuh, "Stepwise Equivalent Circuit Simulation Technique?' IEEE Trans. Computer-Aided Design, pp. 672-683, May 1993.
 
8
R. Kao and M. Horowitz, "Timing Analysis using Piecewise Linear RSIM;' IEEE Trans. Computer-Aided Design, pp. 1498-1512, Dee. 1994.
 
9
 
10
 
11
G. DeMieheli, A. R. Newton, and A. Sangiovanni-Vincentelli, "Symmetric Desplaeement Algorithms for the Timing Analysis of MOS VLSI Circuits" IEEE Tra~. Computer-Aided Design, pp. 167-179, July 1983.
 
12
R. Saleh, "Iterated Timing Analysis and SPLICEI ;' M.S Thesis, Univ. of California, Berkeley, 1983.
13


Collaborative Colleagues:
Tuyen V. Nguyen: colleagues
Anirudh Devgan: colleagues
Ali Sadigh: colleagues

Peer to Peer - Readers of this Article have also read: