A fast and low cost testing technique for core-based system-on-chip

ABSTRACT

This paper proposes a new methodology for testing a core-based system-on-chip (SOC), targeting the simultaneous reduction of test area overhead and test application time. Testing of embedded cores is achieved using the transparency properties of surrounding cores. At the core level, testability and transparency can be achieved by reusing existing logic inside the core, and providing different versions of the core having different area overheads and transparency latencies. At the chip level, the technique analyzes the topology of the SOC to select the core versions that best meet the user's desired test area overhead and test application time objectives. Application of the method to example SOCs demonstrates the ability to design highly testable SOCs with minimized test area overhead, minimized test application time, or a desired trade-off between the two. Significant reduction in area overhead and test application time compared to an existing SOC testing technique is also demonstrated.

REFERENCES

• 1: Yervant Zorian, Test Requirements for Embedded Core-Based Systems and IEEE P1500, Proceedings of the IEEE International Test Conference, p.191-199, November 03-05, 1997
• 2: R. Chandramouli , Stephen Pateras, Testing systems on a chip, IEEE Spectrum, v.33 n.11, p.42-47, Nov. 1996 [doi>10.1109/6.542274]
• 3: Nur A. Touba , Bahram Pouya, Testing Embedded Cores Using Partial Isolation Rings, Proceedings of the 15th IEEE VLSI Test Symposium (VTS'97), p.10, April 27-May 01, 1997
• 4: Frank Bouwman , Steven Oostdijk , Rudi Stans , Ben Bennetts , Frans P. M. Beenker, Macro Testability: The Results of Production Device Applications, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.232-241, September 20-24, 1992
• 5: Indradeep Ghosh , Niraj K. Jha , Sujit Dey, A Low-Overhead Design for Testability and Test Generation Technique for Core-Based Systems, Proceedings of the IEEE International Test Conference, p.50-59, November 03-05, 1997
• 6: S. Bhattacharya , S. Dey, H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.74, April 28-May 01, 1996
• 7: Zainalabedin Navabi, VHDL: Analysis and Modeling of Digital Systems, McGraw-Hill, Inc., New York, NY, 1992
• 8: Y. Zorian, "A distributed BIST control scheme for complex VLSI devices," in Proc. VLSI Test Symp.,pp. 6-11, Apr. 1993.
• 9: Anand Raghunathan , Sujit Dey , Niraj K. Jha , Kazutoshi Wakabayashi, Power management techniques for control-flow intensive designs, Proceedings of the 34th annual conference on Design automation, p.429-434, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266191]
• 10: Preeti R. Panda , Nikil D. Dutt, 1995 high level synthesis design repository, Proceedings of the 8th international symposium on System synthesis, p.170-174, September 13-15, 1995, Cannes, France [doi>10.1145/224486.224537]
• 11: Subhrajit Bhattacharya , Sujit Dey , Franc Brglez, Performance analysis and optimization of schedules for conditional and loop-intensive specifications, Proceedings of the 31st annual conference on Design automation, p.491-496, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196477]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability

Additional Classification:
  C. Computer Systems Organization

  J. Computer Applications

General Terms:
Design, Experimentation, Measurement, Performance, Theory