Performance driven global routing for standard cell design

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Performance driven global routing for standard cell design

Full text

Pdf (1.25 MB)

Source

International Symposium on Physical Design archive
Proceedings of the 1997 international symposium on Physical design table of contents

Napa Valley, California, United States

Pages: 73 - 80

Year of Publication: 1997

ISBN:0-89791-927-0

Authors

Jason Cong	UCLA Computer Science Department, 4711 Boelter Hall, Los Angeles, California
Patrick H. Madden	UCLA Computer Science Department, 4711 Boelter Hall, Los Angeles, California

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 17, Citation Count: 9

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/267665.267689 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, "A Direct. Combination of the Prim and Dijkstra Constructions for Improved Performance-Drlven Routing," Proc. ISCAS, pp. 1869-1872, 1993.
	2	K. Aoshima and E. S. Kuh, "Multi-Channel Optimization in Gate-Array LSI Layout," Proc. ISCAS, 1983, pp. 1005- 1008.
	3	H. B. Bakoglu, Circuits, lnterconneetions, and Packaging for VLSI, Addison-Wesley, 1990.
	4	K. D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, "Near-Optimal Critical Sink Routing Tree Constructions," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14(12), pp. 1417-1436, Dec. 1995.
	5	M. Borah, R. M. Owens, and M. J. Irwin, "An Edge-Based Heuristic for Steiner Routing," IEEE Trans. CAD, no. 13, 1994, pp. 1563-1568.
	6	Randall J. Brouwer , Prithviraj Banerjee, PHIGURE: a parallel hierarchical global router, Proceedings of the 27th ACM/IEEE conference on Design automation, p.650-653, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123429]
	7	Robert C. Carden, IV , Chung-Kuan Cheng, A global router using an efficient approximate multicommodity multiterminal flow algorithm, Proceedings of the 28th conference on ACM/IEEE design automation, p.316-321, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127687]
	8	Chung-Ping Chen , Yao-Ping Chen , D. F. Wong, Optimal wire-sizing formula under the Elmore delay model, Proceedings of the 33rd annual conference on Design automation, p.487-490, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240611]
	9	James P. Cohoon , L. J. Randall, Critical Net Routing, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.174-177, October 14-16, 1991
	10	J. Cong, A. B. Kahng, G. Robins, and M. Sarrafzadeh, "Provably Good Performance-Driven Global Routing," IEEE Trans. Computer Aided Design, Vol. 11, No. 6, pp. 739-752, June 1992.
	11	Jason Cong , Lei He, Optimal wiresizing for interconnects with multiple sources, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.4, p.478-511, Oct. 1996 [doi>10.1145/238997.239018]
	12	Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996 [doi>10.1016/S0167-9260(96)00008-9]
	13	J. Cong and K.-S. Leung, "Optimal Wiresizing Under the Distributed Elmore Delay Model," IEEE Trans. on Computer-Aided Design, 14(3), March 1995, pp. 321-336.
	14	Jason Cong , Kwok-Shing Leung , Dian Zhou, Performance-driven interconnect design based on distributed RC delay model, Proceedings of the 30th international conference on Design automation, p.606-611, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165065]
	15	Jason Cong , Cheng-Kok Koh, Simultaneous driver and wire sizing for performance and power optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.408-425, Dec. 1994 [doi>10.1109/92.335010]
	16	J. Cong and B. Preas, "A New Algorithm for Standard Cell Global Routing," Proc. of Int. Conf. on Computer-Aided Design, 1988, pp. 176-179.
	17	Jason Cong , Bryan Preas, A new algorithm for standard cell global routing, Integration, the VLSI Journal, v.14 n.1, p.49-65, Nov. 1992 [doi>10.1016/0167-9260(92)90010-V]
	18	W.-M. Daft and E. S. Kuh, "Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout," 1EEE Transactions on Computer-Aided Design, vol. CAD-6, no. 5, 1987, pp. 828-837.
	19	J. Frankle, Iterative and adaptive slack allocation for performance-driven layout and FPGA routing, Proceedings of the 29th ACM/IEEE conference on Design automation, p.536-542, June 08-12, 1992, Anaheim, California, United States
	20	Ikuo Harada , Hitoshi Kitazawa, A global router optimizing timing and area for high-speed bipolar LSI's, Proceedings of the 31st annual conference on Design automation, p.177-181, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196329]
	21	Xianlong Hong , Tianxiong Xue , Ernest S. Kuh , Chung-Kuan Cheng , Jin Huang, Performance-driven Steiner tree algorithm for global routing, Proceedings of the 30th international conference on Design automation, p.177-181, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164658]
	22	Jin Huang , Xian-Long Hong , Chung-Kuan Cheng , E. S. Kuh, An efficient timing-driven global routing algorithm, Proceedings of the 30th international conference on Design automation, p.596-600, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165063]
	23	A. B. Kahng and G. Robins, "'A New Class of herative Steiner Tree Heuristics with Good Performance," IEEE Transactions on CAD 11(7), July 1992, pp. 893-902.
	24	A. B. Kahng and G. Robins, On Optimal Interconneetions for VLSL Kluwer Academic Publishers, 1994.
	25	Krzysztof Koźmiński, Benchmarks for layout synthesis—evolution and current status, Proceedings of the 28th conference on ACM/IEEE design automation, p.265-270, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127678]
	26	K.-W. Lee and C. Seehen, "A New Global Router for Bow- Based Layout," Proc. of 1CCAD, 1988, pp. 180-183.
	27	John Lillis , Chung-Kuan Cheng , Ting-Ting Y. Lin, Optimal wire sizing and buffer insertion for low power and a generalized delay model, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.138-143, November 05-09, 1995, San Jose, California, United States
	28	John Lillis , Chung-Kuan Cheng , Ting-Ting Y. Lin , Ching-Yen Ho, New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing, Proceedings of the 33rd annual conference on Design automation, p.395-400, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240594]
	29	M. R. Garey and D. S. Johnson, "Computers and Intractability," W. H. Freemml and Co., 1979.
	30	G. Meixner and U. Lauther, "A New Global Router Based on a Flow Model and Linear Assignment," Proc. of 1st. Conf. on Computer-Aided Design, 1990, pp. 44-47.
	31	Noel Menezes , Ross Baldick , Lawrence T. Pileggi, A sequential quadratic programming approach to concurrent gate and wire sizing, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.144-151, November 05-09, 1995, San Jose, California, United States
	32	R. Nair, C. L. Berman, P. S. Hauge, and E. J. Yoffa, "Generation of Performance Constraints for Layout," IEEE T. CAD, Vol. 8, No. 8, 1989, pp. 860-874.
	33	Takumi Okamoto , Jason Cong, Buffered Steiner tree construction with wire sizing for interconnect layout optimization, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.44-49, November 10-14, 1996, San Jose, California, United States
	34	Takumi Okamoto , Masaki Ishikawa , Tomoyuki Fujita, A new feed-through assignment algorithm based on a flow model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.775-778, November 07-11, 1993, Santa Clara, California, United States
	35	Carl Sechen , Alberto Sangiovanni-Vincentelli, TimberWolf3.2: a new standard cell placement and global routing package, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.432-439, July 1986, Las Vegas, Nevada, United States
	36	E. Shragowitz , S. Keel, A global router based on a multicommodity flow model, Integration, the VLSI Journal, v.5 n.1, p.3-16, March 1987 [doi>10.1016/S0167-9260(87)80003-2]
	37	Kenneth J. Supowit, Reducing channel density in standard cell layout, Proceedings of the 20th conference on Design automation, p.263-269, June 27-29, 1983, Miami Beach, Florida, United States
	38	William Swartz , Carl Sechen, Timing driven placement for large standard cell circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.211-215, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217531]

CITED BY 9

	Jurjen Westra , Patrick Groeneveld, Is probabilistic congestion estimation worthwhile?, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA
	Mehmet Can Yildiz , Patrick H. Madden, Preferred direction Steiner trees, Proceedings of the 11th Great Lakes symposium on VLSI, p.56-61, March 2001, West Lafayette, Indiana, United States
	Zhiru Zhang , Yiping Fan , Miodrag Potkonjak , Jason Cong, Gradual Relaxation Techniques with Applications to Behavioral Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.529, November 09-13, 2003
	Jin-Tai Yan , Shun-Hua Lin, Timing-constrained congestion-driven global routing, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.683-686, January 27-30, 2004, Yokohama, Japan
	Patrick H. Madden, Partitioning by iterative deletion, Proceedings of the 1999 international symposium on Physical design, p.83-89, April 12-14, 1999, Monterey, California, United States
	Jason Cong , Patrick H. Madden, Performance driven multi-layer general area routing for PCB/MCM designs, Proceedings of the 35th annual conference on Design automation, p.356-361, June 15-19, 1998, San Francisco, California, United States
	Bharat Krishna , C. Y. Roger Chen , Naresh K. Sehgal, A novel technique for sea of gates global routing, Proceedings of the 10th Great Lakes symposium on VLSI, p.71-74, March 02-04, 2000, Chicago, Illinois, United States
	Jiang Hu , Sachin S. Sapatnekar, A timing-constrained algorithm for simultaneous global routing of multiple nets, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Shih-Ping Lin , Yao-Wen Chang, A novel framework for multilevel routing considering routability and performance, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.44-50, November 10-14, 2002, San Jose, California