Test and diagnosis of fault logic blocks in FPGAs

ABSTRACT

Since Field programmable gate arrays (FPGAs) are reprogrammable, faults in them can be easily tolerated once fault sites are located. In this paper we present a method for the testing and diagnosis of faults in FPGAs. The proposed method imposes no hardware overhead, and requires minimal support from external test equipments. Test time depends only on the number of faults, and is independent of the chip size. With the help of this technique, chips with faults can still be used. As a result, the chip yield can be improved and chip cost is reduced. Experimental results are given to show the feasibility of this method.

REFERENCES

• 1: Tong Liu , Wei Kang Huang , Fabrizio Lombardi, Testing of uncustomized segmented channel field programmable gate arrays, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.125-131, February 12-14, 1995, Monterey, California, United States [doi>10.1145/201310.201330]
• 2: T. Inoue , H. Fujiwara , H. Michinishi , T. Yokohira , T. Okamoto, Universal test complexity of field-programmable gate arrays, Proceedings of the 4th Asian Test Symposium, p.259, November 23-24, 1995
• 3: W. K. Huang , F. Lombardi, An approach for testing programmable/configurable field programmable gate arrays, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.450, April 28-May 01, 1996
• 4: Hiroyuki Michinishi , Tokumi Yokohira , Takuji Okamoto , Tomoo Inoue , Hideo Fujiwara, A Test Methodology for Interconnect Structures of LUT-based FPGAs, Proceedings of the 5th Asian Test Symposium, p.68, November 20-22, 1996
• 5: C. Stroud , S. Konala , Ping Chen , M. Abramovici, Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!), Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.387, April 28-May 01, 1996
• 6: F.P. Preparata, G. Metze, and R.T. Chien, "On the connection assignment problem of diagnosable systems," IEEE Trans. Electronic Comput., EC-16, pp. 848-854, Dec. 1967.
• 7: S.L. Hakimi and A.T. Amin, "Characterization of the connection assignment of diagnosable systems," IEEE Trans. Comput., C-23, pp. 86-88, 1974.
• 8: A.T. Dahbura and G.M. Masson, "An O(n25) fault identification algorithm for diagnosable systems," IEEE Trans. Comput., C-33, pp. 486-492, June 1984.
• 9: M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, W. H. Freeman and Company, 1990.
• 10: Sying-Jyan Wang, Adaptive System-Level Diagnosis and Its Application, Proceedings of the 1997 Pacific Rim International Symposium on Fault-Tolerant Systems, p.66, December 15-16, 1997

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Logic arrays

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Gate arrays

General Terms:
Design, Experimentation, Measurement, Performance, Reliability, Theory

Keywords:
FPGA, Test, Diagnosis, BIST