Rapid frequency-domain analog fault simulation under parameter tolerances

ABSTRACT

Fault-driven analog and mixed-signal testing calls for rapid fault simulationtechniques. A problem that has not been addressed effectivelyby existing research is that circuit parameters have tolerance ranges.In this paper, we propose representing parameters under variations asintervals, and present an efficient algorithm - based on interval analysisand Householder's formula - to compute the worst-case responsebounds of good and faulty linear(ized) circuits under parameter variations.Our approach takes CPU time comparable to one nominal circuitsimulation, and always produces correct and conservative results. Thealgorithm has been implemented into SPICE3F5. Experimental resultsshow an acceptable accuracy.

REFERENCES

• 1: G. Alefeld, Introduction to Interval Computations, New York: Academic Press, 1983.
• 2: I.M. Bell, K.R. Eckersall, S.J. Spinks and G.E. Taylor, Fault oriented test and fault simulation of mixed signal integrated circuits, pp. 389-392 in Proc. IEEE International Symp. Circuits and Systems, 1995.
• 3: L. Richard Carley , Georges G. E. Gielen , Rob A. Rutenbar , Willy M. C. Sansen, Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies, Proceedings of the 33rd annual conference on Design automation, p.298-303, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240573]
• 4: P. Caunegre , C. Abraham, Achieving simulation-based test program verification and fault simulation capabilities for mixed-signal systems, Proceedings of the 1995 European conference on Design and Test, p.469, March 06-09, 1995
• 5: C.Y. Chao, H.J. Lin and L. Milor, Optimal testing of VLSI analog circuits, to appear in IEEE Trans. Computer-AidedDesign.
• 6: Giri Devarayanadurg , Prashant Goteti , Mani Soma, Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.521-527, October 20-25, 1996
• 7: B.R. Epstein, M. Czigler and S.R. Miller, Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing, IEEE Trans. Computer-Aided Design, vol. 12, no. 1, pp. 102-113, Jan. 1993.
• 8: Eric Felt , Alberto Sangiovanni-Vincentelli, Testing of analog systems using behavioral models and optimal experimental design techniques, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.672-678, November 06-10, 1994, San Jose, California, United States
• 9: N.B. Hamida, K. Saab, D. Marche, B. Kaminska and G. Quesnel, LIMSoft: Automated tool for design and test integration, pp. 56-71 in Proc. 2rd IEEE International Mixed Signal Testing Workshop, Qub6c City, Canada, May 1996.
• 10: E. R. Hansen, Bounding the solution of interval linear equations, SIAM Journal on Numerical Analysis, v.29 n.5, p.1493-1503, Oct. 1992 [doi>10.1137/0729086]
• 11: G.D. Hachtel, R.K. Brayton and F.G. Gustavson, The sparse tableau approach to network analysis and design, IEEE Trans. on Circuit Theo~7, vol. 18, pp. 101-113, Jan. 1971.
• 12: A.S. Householder, A survey of some closed methods for inverting matrices, SIAM J. Appl. Math., vol. 5, pp. 155-169, 1957.
• 13: C.W. Ho, A.E. Ruehli and EA. Brennan, The modified nodal approach to network analysis, IEEE Trans. Circuits and Systems, vol. 22, pp. 504-509, June 1975.
• 14: S. Mir , V. Kolarik , M. Lubaszewski , C. Nielsen , B. Courtois, Built-in self-test and fault diagnosis of fully differential analogue circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.486-490, November 06-10, 1994, San Jose, California, United States
• 15: L.W. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuits, ERL Memorandum M520, Ph.D. Dissertation, Department of Electrical and Computer Engineering, University of California, Berkeley CA, May 1975.
• 16: Naveena Nagi , Abhijit Chatterjee , Jacob A. Abraham, DRAFTS: discretized analog circuit fault simulator, Proceedings of the 30th international conference on Design automation, p.509-514, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165008]
• 17: A. Neumaier, Interval Methods for Systems of Equations, Cambridge, U.K.: Cambridge University Press, 1990.
• 18: A. Pahwa and R.A. Rohrer, Band-faults: Efficient approximations to fault bands for the simulation before fault diagnosis of linear circuits, IEEE Trans. Circuits and Systems, vol. 29, no. 2, pp. 81-88, Feb. 1982.
• 19: C. Sebeke , J. P. Teixeira , M. J. Ohletz, Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits, Proceedings of the 1995 European conference on Design and Test, p.464, March 06-09, 1995
• 20: C.-J. Richard Shi , Michael W. Tian, Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.280-312, July 1999 [doi>10.1145/315773.315780]
• 21: K. Singhal and J. Vlach, Solution of modified systems and applications, pp. 620-623 in Proc. IEEE International Symp. Circuits and Systems, 1981.
• 22: S.J. Spinks and I.M. Bell, A comparison of relative accuracy of fault coverage analysis techniques based on analogue fault simulation, pp. 17-22 in Proc. 2rd IEEE International Mixed Signal Testing Workshop, Qub6c City, Canada, May 1996.
• 23: G.C. Temes, Efficient methods of fault simulation, pp. 191- 194 in Proc. 20th Midwest Symp. Circuits and Systems, 1977.
• 24: W. Tian, X.T. Ling and R.W. Liu, Novel methods for circuit worst-case tolerance analysis, IEEE Trans. Circuits and Systems Part I, pp. 272-278, 1996.
• 25: EN. Variyam and A. Chatterjee, Fast fault simulation of linear analog systems using polynomial waveform representations, pp. 11-16 in Proc. 2rd IEEE International Mixed Signal Testing Workshop, Qub6c City, Canada, May 1996.
• 26: Jiérâi Vlach , Kishore Singhal, Computer Methods for Circuit Analysis and Design, John Wiley & Sons, Inc., New York, NY, 1993
• 27: Bapiraju Vinnakota , Ramesh Harjani , Nicholas J. Stessman, System-level design for test of fully differential analog circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.450-454, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217569]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.m Miscellaneous
          Subjects: Analog computers**

  G. Mathematics of Computing
  G.4 MATHEMATICAL SOFTWARE
      Subjects: Algorithm design and analysis

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance, Theory