ACM Home Page
Please provide us with feedback. Feedback
Low power motion estimation design using adaptive pixel truncation
Full text PdfPdf (754 KB)
Source International Symposium on Low Power Electronics and Design archive
Proceedings of the 1997 international symposium on Low power electronics and design table of contents
Monterey, California, United States
Pages: 167 - 172  
Year of Publication: 1997
ISBN:0-89791-903-3
Authors
Zhong-Li He  Dept. of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong
Kai-Keung Chan  Dept. of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong
Chi-Ying Tsui  Dept. of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong
Ming L. Liou  Dept. of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong
Sponsors
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 4,   Downloads (12 Months): 23,   Citation Count: 2
Additional Information:

references   cited by   collaborative colleagues   peer to peer  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/263272.263317
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
K.K. Chan and C.Y. Tsui. Exploring the power consumption of different motion estimation architectures for video compression. Proceedings of IEEE ISGAS'97, June 1997.
 
2
K. M. Yang et al. A family of vlsi designs for the motion compensation block-matching algorithm. IEEE Trans. on Circuits and Systems, 36(10):1317-1325, Oct. 1989.
 
3
Masayuld Mizuno el. al. A 1.5w single-chip MPEG MP@ML encoder with low-power motion estimation and clocking. Proceedings of IEEE ISSCC, pages 256--257, Feb. 1997.
 
4
Q. Wu et al. Statistical design of macro-models for rtlevel power estimation. Proceedings of ASP-DAC, pages 523-528, Feb. 1997.
 
5
 
6
Zhong L. He and Ming L. Lion. Reducing hardware complexity of motion estimation algorithms using truncated pixels. Proceedings of IEEE ISCAS'97, June 1997.
 
7
P. Landman J. Rabaey. Power estimation for high level synthesis. Proceedings Thv European Conference on Design Automation, pages 361-6, 1993.
 
8
N. Demassieux P. Pirsch and W. Gehrke. Vlsi architectures for video compression---a survey. Proceedings of IEEE, (2):220-246, Feb. 1995.
 
9
Telenor R&D. H.263 simulator based on the thinS. Technical report, 1996.

Collaborative Colleagues:
Zhong-Li He: colleagues
Kai-Keung Chan: colleagues
Chi-Ying Tsui: colleagues
Ming L. Liou: colleagues

Peer to Peer - Readers of this Article have also read: