| Scheduling for power reduction in a real-time system |
| Full text |
Pdf
(584 KB)
|
| Source
|
International Symposium on Low Power Electronics and Design
archive
Proceedings of the 1997 international symposium on Low power electronics and design
table of contents
Monterey, California, United States
Pages: 84 - 87
Year of Publication: 1997
ISBN:0-89791-903-3
|
|
Authors
|
|
Jason J. Brown
|
Hewlett-Packard Laboratories, Bristol, UK
|
|
Danny Z. Chen
|
Dept. of Computer Science & Engineering, Univ. of Notre Dame, Notre Dame, IN
|
|
Garrison W. Greenwood
|
Dept. of Electrical & Computer Engineering, Western Michigan Univ., Kalamazoo, MI
|
|
Xiaobo Hu
|
Dept. of Computer Science & Engineering, Univ. of Notre Dame, Notre Dame, IN
|
|
Richard W. Taylor
|
Hewlett-Packard Laboratories, Bristol, UK
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 10, Citation Count: 7
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
| |
3
|
X. Hu, S. Bass and R. Harber, "Minimizing the number of delay buffers in the synchronization of pipelined systems", IEEE Trans. on CAD of Integ. Cir. ft Sys, 13(12), 1441-1449, 1994
|
| |
4
|
|
 |
5
|
Kumar N. Lalgudi , Marios C. Papaefthymiou , Miodrag Potkonjak, Optimizing systems for effective block-processing: the k-delay problem, Proceedings of the 33rd annual conference on Design automation, p.714-719, June 03-07, 1996, Las Vegas, Nevada, United States
[doi> 10.1145/240518.240653]
|
| |
6
|
C. Leiserson and J. Saxe, "Retiming synchronous circuitry', Algorithmiea, 6(1), 5-35, 1991
|
 |
7
|
José Monteiro , Srinivas Devadas , Pranav Ashar , Ashutosh Mauskar, Scheduling techniques to enable power management, Proceedings of the 33rd annual conference on Design automation, p.349-352, June 03-07, 1996, Las Vegas, Nevada, United States
[doi> 10.1145/240518.240584]
|
| |
8
|
M. Potkonjak and J. Rabaey, "Pipelining: just another transformation", Int'l Conf. on Application Specific Array Processors, 163-175, 1992
|
| |
9
|
|
 |
10
|
Vivek Tiwari , Sharad Malik , Pranav Ashar, Guarded evaluation: pushing power management to logic synthesis/design, Proceedings of the 1995 international symposium on Low power design, p.221-226, April 23-26, 1995, Dana Point, California, United States
[doi> 10.1145/224081.224120]
|
Peer to Peer - Readers of this Article have also read:
-
Data structures for quadtree approximation and compression
Communications of the ACM
28, 9
Hanan Samet
-
A hierarchical single-key-lock access control using the Chinese remainder theorem
Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
Kim S. Lee
, Huizhu Lu
, D. D. Fisher
-
The GemStone object database management system
Communications of the ACM
34, 10
Paul Butterworth
, Allen Otis
, Jacob Stein
-
Putting innovation to work: adoption strategies for multimedia communication systems
Communications of the ACM
34, 12
Ellen Francik
, Susan Ehrlich Rudman
, Donna Cooper
, Stephen Levine
-
An intelligent component database for behavioral synthesis
Proceedings of the 27th ACM/IEEE Design Automation Conference on
Gwo-Dong Chen
, Daniel D. Gajski
|