Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	A. P. Chandrakasan, S. Sheng and R. W. Brodersen, "Low- Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, vol. 27, pp. 473-483, 1992.
	2	D.A. Hodges and H. G. Jackson, Analysis and Design of Digital Integrated Circuits, Second edition, McGraw-Hill Publishing Company. pp. 346-353, 1988.
	3	M. Yoshimito, K.Anami, H. Shinohara, T. Yoshihara, H. Takagi, S. Nagao, S. Kayano, and T. Nakano, "A Divided Word- Line Structure in the Static RAM and its Application to a 64K Full CMOS RAM," IEEE Journal of Solid-State Circuits, vol. SC- 18, pp. 479-485, 1983.
	4	N. Sankarayya , K. Roy , D. Bhattacharya, Algorithms for Low Power FIR Filter Realization Using Differential Coefficients, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.174, January 04-07, 1997
	5	Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
	6	C. Piguet, "Low-Power Microprocessors and Memories," NATO Seminar on Low Power Design in Deep Submicro Electronics, Lucca, Tuscany, Italy, August 20-30, 1996.
	7	E. de Angel and E. E. SwartzlanderJr., "Survey of Techniques for Low Power VLSI Design," International Conference on Innovative Systems in Silicon, pp. 159-169, 1996.
	8	R. C. Jaeger, "Comments on 'An optimized output state for MOS integrated circuits,' "IEEE Journal of Solid-State Circuits, vol. 10, pp. 185-186, 1975.
	9	G.L. HavilandandA. A. Tuszynski,"CMOS Tapered Buffer," IEEE Journal of Solid-State Circuits, vol. 25, pp. 1005-1008, 1990.
	10	J. Choi and K. Lee, "Design of CMOS Tapered Buffer for Minimum Power-Delay Product," IEEE Journal of Solid-State Circuits, vol. 29, pp. 1142- 1145, 1994.
	11	H. J. Veendrick, "Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits," IEEE Journal of Solid-State Circuits, vol. SC-19, pp. 468- 473, 1984.
	12	M. Santoro, Design and Clocking of VLSI Multipliers, Ph.D. Dissertation, Stanford University, 1990.
	13	J. Figueras,"Power Modeling," NATO Semidar on Low Power Design in Deep Submicro Electronics, Lucca, Tuscany, italy, August 20-30, 1996.
	14	Charlie X. Huang , Bill Zhang , An-Chang Deng , Burkhard Swirski, The design and implementation of PowerMill, Proceedings of the 1995 international symposium on Low power design, p.105-110, April 23-26, 1995, Dana Point, California, United States  [doi>10.1145/224081.224100]

• Data structures for quadtree approximation and compression Communications of the ACM   28, 9
  Hanan Samet
  
  
• A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
  Kim S. Lee ,  Huizhu Lu ,  D. D. Fisher
  
  
• The GemStone object database management system Communications of the ACM   34, 10
  Paul Butterworth ,  Allen Otis ,  Jacob Stein
  
  
• Putting innovation to work: adoption strategies for multimedia communication systems Communications of the ACM   34, 12
  Ellen Francik ,  Susan Ehrlich Rudman ,  Donna Cooper ,  Stephen Levine
  
  
• An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE Design Automation Conference on
  Gwo-Dong Chen ,  Daniel D. Gajski