| Instruction scheduling for the Motorola 88110 |
| Full text |
Pdf
(702 KB)
|
| Source
|
International Symposium on Microarchitecture
archive
Proceedings of the 26th annual international symposium on Microarchitecture
table of contents
Austin, Texas, United States
Pages: 257 - 262
Year of Publication: 1993
ISBN:0-8186-5280-2
|
|
Authors
|
|
Mark Smotherman
|
Department of Computer Science, Clemson University, Clemson, SC
|
|
Shuchi Chawla
|
Department of Computer Science, Clemson University, Clemson, SC
|
|
Stan Cox
|
Department of Computer Science, Clemson University, Clemson, SC
|
|
Brian Malloy
|
Department of Computer Science, Clemson University, Clemson, SC
|
|
| Sponsors |
|
| Publisher |
IEEE Computer Society Press
Los Alamitos, CA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 14, Citation Count: 2
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
"MC88110 Second Generation RiSC Microprocessor User's Manual," Motorola, 1991
|
| |
2
|
DEC Alpha Instruction Scheduler, version 1.0, Aug. 1992, FTP available from gatekeeper, dec. com.
|
 |
3
|
|
 |
4
|
|
 |
5
|
David Bernstein , Doron Cohen , Yuval Lavon , Vladimir Rainish, Performance evaluation of instruction scheduling on the IBM RISC System/6000, Proceedings of the 25th annual international symposium on Microarchitecture, p.226-235, December 01-04, 1992, Portland, Oregon, United States
|
 |
6
|
David G. Bradlee , Susan J. Eggers , Robert R. Henry, Integrating register allocation and instruction scheduling for RISCs, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.122-131, April 08-11, 1991, Santa Clara, California, United States
|
| |
7
|
S. Cox, "Code Scheduling for the MC88110 Superscalar RISC Processor Using Reservation Tables," M.S. Paper, Dept. of Computer Science, Clemson Univ., Dec. 1992.
|
| |
8
|
|
| |
9
|
|
| |
10
|
J. Fisher, "Trace Scheduling, A Technique for Global Microcode Compaction," IEEE Trans. Computers, July 1981, pp. 478-490.
|
 |
11
|
|
| |
12
|
|
| |
13
|
|
 |
14
|
Mark Smotherman , Sanjay Krishnamurthy , P. S. Aravind , David Hunnicutt, Efficient DAG construction and heuristic calculation for instruction scheduling, Proceedings of the 24th annual international symposium on Microarchitecture, p.93-102, September 1991, Albuquerque, New Mexico, Puerto Rico
[doi> 10.1145/123465.123482]
|
 |
15
|
Jack Walicki , John D. Laughlin, Operation scheduling in reconfigurable, multifunction pipelines, Proceedings of the 20th annual workshop on Microprogramming, p.80-87, December 01-04, 1987, Colorado Springs, Colorado, United States
[doi> 10.1145/255305.255319]
|
| |
16
|
|
 |
17
|
|
CITED BY 2
|
Raymond Lo , Sun Chan , Fred Chow , Shin-Ming Liu, Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distribution, Proceedings of the 27th annual international symposium on Microarchitecture, p.148-152, November 30-December 02, 1994, San Jose, California, United States
|
|
|
|