Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R D Acosta , J Kjelstrup , H C Torng, An instruction issuing approach to enhancing performance in multiple functinal unit processors, IEEE Transactions on Computers, v.35 n.9, p.815-828, Sept. 1986  [doi>10.1109/TC.1986.1676841]
	2	Anderson, D.W., Sparacio, F.J., and Tomasulo, R.M. The System/360 Model 91: machine philosophy and instruction handling. IBM Journal of Research and Development 11, i (January 1967), 8-24.
	3	Gary R. Beck , David W. L. Yen , Thomas L. Anderson, The Cydra 5 minisupercomputer: architecture and implementation, The Journal of Supercomputing, v.7 n.1-2, p.143-180, May 1993  [doi>10.1007/BF01205183]
	4	Charlesworth, A.E. An approach to scientific array processing: the architectural design of the AP-120B/FPS- 164 Family. Computer 14, 9 (September 1981), 18-27.
	5	Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace Scheduling Compiler, IEEE Transactions on Computers, v.37 n.8, p.967-979, August 1988  [doi>10.1109/12.2247]
	6	Eric DeLano , Will Walker , Jeff Yetter , Mark Forsyth, A high speed superscalar PA-RISC processor, Proceedings of the thirty-seventh international conference on COMPCON, p.116-121, January 1992, San Francisco, California, United States
	7	Keith Diefendorff , Michael Allen, Organization of the Motorola 88110 Superscalar RISC Microprocessor, IEEE Micro, v.12 n.2, p.40-63, March 1992  [doi>10.1109/40.127582]
	8	Groves, R.D., and Oehler, R. An IBM second generation RISC processor architecture. In Proc. 1989 1EEE International Conference on Computer Design: VLSl in Computers and Processors, (October 1989), 134-137.
	9	W.-M. W. Hwu , Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, IEEE Transactions on Computers, v.36 n.12, p.1496-1514, Dec. 1987
	10	Johnson, M. Superscalar Microprocessor Design. Prentice-Hall, Englewood Cliffs, New Jersey, 1991.
	11	Rau, B.R. Dynamic scheduling techniques for VLIW processors. Technical Report HPL-93-52. Hewlett- Packard Laboratories, 1993.
	12	Rau, B.R., Schlansker, M.S., and Yen, D.W.L. The Cydra 5 stride-insensitive memory system. In Proc. 1989 International Conference on Parallel Processing, (August 1989), 242-246.
	13	B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989  [doi>10.1109/2.19820]
	14	J. E. Smith , G. E. Dermer , B. D. Vanderwarn , S. D. Klinger , C. M. Rozewski, The ZS-1 central processor, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.199-204, October 1987, Palo Alto, California, United States
	15	James E. Smith , Andrew R. Pleszkun, Implementing Precise Interrupts in Pipelined Processors, IEEE Transactions on Computers, v.37 n.5, p.562-573, May 1988  [doi>10.1109/12.4607]
	16	G. S. Sohi , S. Vajapeyam, Instruction issue logic for high-performance, interruptable pipelined processors, Proceedings of the 14th annual international symposium on Computer architecture, p.27-34, June 02-05, 1987, Pittsburgh, Pennsylvania, United States  [doi>10.1145/30350.30354]
	17	M. R. Thistle , B. J. Smith, A processor architecture for horizon, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.35-41, November 12-17, 1988, Orlando, Florida, United States
	18	Thornton, J.E. Parallel operation in the Control Data 6600. In Proc. AFIPS Fall Joint Computer Conference, (1964), 33-40.
	19	J. E. Thornton, Design of a Computer—The Control Data 6600, Scott Foresman & Co, 1970
	20	Tomasulo, R.M. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of Research and Development 11, I (January 1967), 25-33.

• Constructing reality Proceedings of the 11th annual international conference on Systems documentation
  Douglas A. Powell ,  Norman R. Ball ,  Mansel W. Griffiths
  
  
• Data structures for quadtree approximation and compression Communications of the ACM   28, 9
  Hanan Samet
  
  
• A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
  Kim S. Lee ,  Huizhu Lu ,  D. D. Fisher
  
  
• An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE Design Automation Conference on
  Gwo-Dong Chen ,  Daniel D. Gajski
  
  
• The GemStone object database management system Communications of the ACM   34, 10
  Paul Butterworth ,  Allen Otis ,  Jacob Stein