Static timing analysis for self resetting circuits

ABSTRACT

Static timing analysis techniques are widely used to verify the timing behavior of large digital designs implemented predominantly in conventional static CMOS. These techniques, however, are not sufficient to completely verify the dynamic circuit families now finding favor in high-performance designs. In this paper, we describe an approach that extends static timing analysis to a high-performance dynamic CMOS logic family called self-resetting CMOS. Due to the circuit structure employed in SRCMOS, designs naturally decompose into a hierarchy of gates and macros; timing analysis must address and preferably exploit this hierarchy. At the gate level, three categories of constraints on pulse timing arise from considering the effects of pulse width, overlap, and collisions. Timing analysis is performed at the macro level, by a) performing timing tests at macro boundaries and b) using macro-level delay models. We define various macro-level timing tests which ensure that fundamental gate-level timing constraints are satisfied. We extend the standard delay model to handle leading and trailing edges of signal pulses, across-chip variations, tracking of signals, and slow and fast operating conditions. We have developed an SRCMOS timing analyzer based on this approach; the analyzer was implemented as extensions to a standard static timing analysis program, thus facilitating its integration into an existing design system and methodology.

REFERENCES

• 1: R.B. Hitchcock, G. L. Smith, and D. D. Cheng, "Timing analysis of computer hardware," IBM J. of Research and Development. 26, pp. 100-105, January 1982.
• 2: K.A. Sakallah,T.N. Mudge, and O.A. Olukotun, "checkTc and minTc: Timing Verification and Optimal Clocking of Synchronous Digital Circuits", ICCAD 1990, pp. 552-555, November 1990.
• 3: T. I. Chappell, B. A. Chappell, S. E. Schuster, J. W. Allen, S. P. Klepner, R. V. Joshi, R. L. Franch, "A 2-ns cycle, 3.8ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture," IEEE JSSC, vol. 26, no. 11, pp. 1577- 585, Nov 1991.
• 4: R.A. Haring, M.S. Milshtein, T.I. Chappell, S.H. Dhong, B.A. Chappell, "SelfResetting Logic Register and Incrementer," To appear- Proceedings of the 1996 Symposium on VLSI Circuits, June 1996.
• 5: T.I. Chappell, R.A. Hating, T.K. Jaber, E. Seewann, M.P. Beakes, B.A. Chappell, B. M. Fleischer, "High Performance Self Resetting Circuits with Enhanced Testability," IBM Research Report RC20321, January 1996.
• 6: Weste and Eshraghian, "Principle of CMOS VLSI Design, 2nd Edition", pp. 220-225, Addison- Wesley, 1992.
• 7: Weste and Eshraghian, "Principle of CMOS VLSI Design, 2nd Edition", pp. 308-310, Addison- Wesley, 1992.
• 8: L. A. Levet al, "A 64-b microprocessor with multimedia support," IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1227-1238, Nov 1995.
• 9: D. Wendell, "Reset logic circuit and method," U.S. Patent 5,438,283.
• 10: Ted E. Williams, Performance of iterative computation in self-timed rings, Journal of VLSI Signal Processing Systems, v.7 n.1-2, p.17-31, Feb. 1994 [doi>10.1007/BF02108187]
• 11: Robert E. Mains , Thomas A. Mosher , Lukas P. P. P. van Ginneken , Robert F. Damiano, Timing Verification and Optimization for the PowerPCTM Processor Family, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.390-393, October 10-12, 1994

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Verification

General Terms:
Algorithms, Design, Verification