Clock tree synthesis for multi-chip modules

ABSTRACT

While designing interconnect for MCM's, one must take into consideration the distributed RLC effects, due to which signals may display nonmonotonic behavior and substantial ringing. This paper considers the problem of designing clock trees for MCM's. A fully distributed RLC model is utilized for AWE-based analysis and synthesis, and appropriate measures are taken to ensure adequate signal damping and for buffer insertion to satisfy constraints on the clock signal slew rate. Experimental results, verified by SPICE simulations, show that this method can be used to build clock trees with near-zero skews.

REFERENCES

• 1: Jae Chung , Chung-Kuan Cheng, Skew sensitivity minimization of buffered clock tree, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.280-283, November 06-10, 1994, San Jose, California, United States
• 2: R. C. Frye, "Physical Scaling and Interconnection Delays in Multichip Modules," IEEE Transactions on Components, Packaging, and Manufacturing Technology, vol. 17, pp. 30- 37, 1994.
• 3: L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. CAD, vol. 9, pp. 352-365, 1990.
• 4: S. Pullela, N. Menezes, J. Omar, and L. T. Pillage, "Skew and Delay Optimization for Reliable Buffered Clock Trees," Proc. ICCAD, pp. 556-562, 1993.
• 5: M. Sriram and S. M. Kang, Physical Design Of Multi-Chip Modules, Kluwer Academic Publishers, Boston, MA, 1994.
• 6: R.-S. Tsay, "An Exact Zero Skew Clock Routing Algorithm," IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, vol. 12, pp. 242-249, 1993.
• 7: Jimmy Shinn-Hwa Wang , Wayne Wei-Ming Dai, Optimal Design of Self-Damped Lossy Transmission Lines for Multichip Modules, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.594-598, October 10-12, 1994
• 8: Qing Zhu , Wayne W.-M. Dai , Joe G. Xi, Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.628-633, November 07-11, 1993, Santa Clara, California, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS
      G.2.2 Graph Theory
          Subjects: Trees

General Terms:
Algorithms, Design, Experimentation, Performance, Verification

Keywords:
Interconnect optimization, Pade' approximants