Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M.S. Abadir and M.A. Breuer, "A Knowledge Based System for Designing Testable VLSI Chips," IEEE Design & Test of Computers, 2(4):56- 68, August 1985.
	2	J.R. Armstrong, "Hierarchical Test Generation: Where We Are, And Where We Should Be Going," Proc. EURO-DAC, pp. 434-439, 1993.
	3	LaNae J. Avra, Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.463-472, October 26-30, 1991
	4	LaNae J. Avra , Edward J. McCluskey, Synthesizing for Scan Dependence in Built-In Self-Testable Designs, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.734-743, October 17-21, 1993
	5	R.G. Bennetts, Guest editor, "Metamorphosis in Design: Test Synthesis," IEEE Design & Test of Computers, Vol. 12, No. 2, Summer 1995.
	6	R.G. Bennetts and K.D. Wagner, "Test Synthesis: Towards Higher Levels of Abstraction, Proc. Electronic Design Automation & Test Conference, Asia, 1995.
	7	S. Bhatia and N. K. Jha, "Genesis: A Behavioral Synthesis System for Hierarchical Testability," Proc. European Design and Test Conference, 1994.
	8	S. Bhattacharya, F. Brglez, and S. Dey, "Transformations and Resynthesis for Testability of RTL Control-Data Path Specifications," IEEE Transactions on VLSI Systems, 1 (3):304-318, Sept. 1993.
	9	C.-H. Chen, T. Karnik, and D.G. Saab, "Structural and Behavioral Synthesis for Testability Techniques," IEEE Transactions on Computer- Aided Design, 13(6):777-785, June 1994.
	10	K.-T. Cheng , V. D. Agrawal, A Partial Scan Method for Sequential Circuits with Feedback, IEEE Transactions on Computers, v.39 n.4, p.544-548, April 1990  [doi>10.1109/12.54847]
	11	V. Chickermane, J.Lee, and J.H. Patel, "Addressing Design for Testability at the Architectural Level," IEEE Transactions on Computer- Aided Design, 13(7):920-934, July 1994.
	12	Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
	13	Srinivas Devadas , Abhijit Ghosh , Kurt Keutzer, Logic synthesis, McGraw-Hill, Inc., New York, NY, 1994
	14	Sujit Dey , Vijay Gangaram , Miodrag Potkonjak, A controller-based design-for-testability technique for controller-data path circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.534-540, November 05-09, 1995, San Jose, California, United States
	15	Sujit Dey , Miodrag Potkonjak, Non-scan design-for-testability of RT-level data paths, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.640-645, November 06-10, 1994, San Jose, California, United States
	16	Sujit Dey , Miodrag Potkonjak, Transforming Behavioral Specifications to Facilitate Synthesis of Testable Designs, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.184-193, October 02-06, 1994
	17	Daniel D. Gajski , Loganath Ramachandran, Introduction to High-Level Synthesis, IEEE Design & Test, v.11 n.4, p.44-54, October 1994  [doi>10.1109/54.329454]
	18	Xinli Gu , Krzysztof Kuchcinski , Zebo Peng, Testability analysis and improvement from VHDL behavioral specifications, Proceedings of the conference on European design automation, p.644-649, September 19-23, 1994, Grenoble, France
	19	Haidar Harmanani , Christos A. Papachristou, An improved method for RTL synthesis with testability tradeoffs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.30-35, November 07-11, 1993, Santa Clara, California, United States
	20	Ian G. Harris , Alex Orailoglu, Microarchitectural synthesis of VLSI designs with high test concurrency, Proceedings of the 31st annual conference on Design automation, p.206-211, June 06-10, 1994, San Diego, California, United States  [doi>10.1145/196244.196353]
	21	B. Konemann, J. Mucha, and G. Zwiehoff, "Built-In Logic Block Observation Techniques," Proc. Int' 1 Test Conference, pp. 37-41, 1979.
	22	D.H. Lee and S.M. Reddy, "On Determining Scan Flip-Flops in Partial-Scan Designs," Proc. Int' 1 Conference on Computer-Aided Design, pp. 322-325, 1990.
	23	J. Lee and J.H. Patel, "Architectural Level Test Generation for Microprocessors," IEEE Trans. on Computer-Aided Design, 13(10): 1288- 1300, Oct. 1994.
	24	Tien-Chien Lee , Niraj K. Jha , Wayne H. Wolf, Behavioral synthesis of highly testable data paths under the non-scan and partial scan environments, Proceedings of the 30th international conference on Design automation, p.292-297, June 14-18, 1993, Dallas, Texas, United States  [doi>10.1145/157485.164897]
	25	Tien-Chien Lee , Wayne Wolf , Niraj K. Jha , John M. Acken, Behavioral Synthesis for Easy Testability in Data Path Allocation, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.29-32, October 11-14, 1992
	26	Tien-Chien Lee , Wayne H. Wolf , Niraj K. Jha, Behavioral synthesis for easy testability in data path scheduling, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.616-619, November 1992, Santa Clara, California, United States
	27	Ashutosh Mujumdar , Rajiv Jain , Kewal Saluja, Incorporating testability considerations in high-level synthesis, Journal of Electronic Testing: Theory and Applications, v.5 n.1, p.43-55, Feb. 1994  [doi>10.1007/BF00971962]
	28	N. Mukherjee , H. Kassab , J. Rajski , J. Tyszer, Arithmetic built-in self test for high-level synthesis, Proceedings of the 13th IEEE VLSI Test Symposium (VTS'95), p.132, April 30-May 03, 1995
	29	B.T. Murray and J.E Hayes, "Hierarchical Test Generation Using Precomputed Tests for Modules," Proc. Int'l Test Conf., pp. 221-229, 1988.
	30	Christos A. Papachristou , Joan Carletta, Test Synthesis in the Behavioral Domain, Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test, p.693-702, October 21-25, 1995
	31	Christos A. Papachristou , Scott Chiu , Haidar Harmanani, A data path synthesis method for self-testable designs, Proceedings of the 28th conference on ACM/IEEE design automation, p.378-384, June 17-22, 1991, San Francisco, California, United States  [doi>10.1145/127601.127698]
	32	Ishwar Parulkar , Sandeep Gupta , Melvin A. Breuer, Data path allocation for synthesizing RTL design with low BIST area overhead, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.395-401, June 12-16, 1995, San Francisco, California, United States  [doi>10.1145/217474.217561]
	33	M. Potkonjak, S. Dey, and R. Roy, "Behavioral Synthesis of Area-Efficient Testable Designs Using Interaction Between Hardware Sharing and Partial Scan," IEEE Transactions on Computer-Aided Design, 14(9):1141-1154, Sept. 1995.
	34	M. Potkonjak, S. Dey and R. Roy," Considering Testability at Behavioral Level: Use of Transformations for Partial Scan Cost Minimization Under Timing and Area Constraints," IEEE Transactions on Computer-Aided Design, 14(5):531-546,1995.
	35	J. Steensma, F. Catthoor, and H. De Man, "Partial Scan at the Register- Transfer Level," Proc. Int' l Test Conf., 1991.
	36	Test Synthesis Seminar, Digest of Papers, IEEE Int'l Test Conference, 1994.
	37	P. Vishakantaiah , J. Abraham , M. Abadir, Automatic test knowledge extraction from VHDL (ATKET), Proceedings of the 29th ACM/IEEE conference on Design automation, p.273-278, June 08-12, 1992, Anaheim, California, United States
	38	Praveen Vishakantaiah , Jacob A. Abraham , Daniel G. Saab, CHEETA: Composition of Hierarchical Sequential Tests Using ATKET, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.606-615, October 17-21, 1993
	39	E Vishakantaiah, T. Thomas, J.A. Abraham, and M.S. Abadir, "AMBI- ANT: Automatic Generation of Behavioral Modifications for Testability," Proc. ICCD, pp. 63-66, 1993.
	40	Robert A. Walker , Samit Chaudhuri, Introduction to the Scheduling Problem, IEEE Design & Test, v.12 n.2, p.60-69, June 1995  [doi>10.1109/54.386007]

• Data structures for quadtree approximation and compression Communications of the ACM   28, 9
  Hanan Samet
  
  
• A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
  Kim S. Lee ,  Huizhu Lu ,  D. D. Fisher
  
  
• The GemStone object database management system Communications of the ACM   34, 10
  Paul Butterworth ,  Allen Otis ,  Jacob Stein
  
  
• Putting innovation to work: adoption strategies for multimedia communication systems Communications of the ACM   34, 12
  Ellen Francik ,  Susan Ehrlich Rudman ,  Donna Cooper ,  Stephen Levine
  
  
• An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE Design Automation Conference on
  Gwo-Dong Chen ,  Daniel D. Gajski