Design and evaluation of dynamic access ordering hardware

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Design and evaluation of dynamic access ordering hardware

Full text

Pdf (955 KB)

Source

International Conference on Supercomputing archive
Proceedings of the 10th international conference on Supercomputing table of contents

Philadelphia, Pennsylvania, United States

Pages: 125 - 132

Year of Publication: 1996

ISBN:0-89791-803-7

Authors

Sally A. McKee	University of Virginia, Charlottesville, VA
Assaji Aluwihare	University of Virginia, Charlottesville, VA
Benjamin H. Clark	University of Virginia, Charlottesville, VA
Robert H. Klenke	University of Virginia, Charlottesville, VA
Trevor C. Landon	University of Virginia, Charlottesville, VA
Christopher W. Oliver	University of Virginia, Charlottesville, VA
Maximo H. Salinas	University of Virginia, Charlottesville, VA
Adam E. Szymkowiak	University of Virginia, Charlottesville, VA
Kenneth L. Wright	University of Virginia, Charlottesville, VA
Wm. A. Wulf	University of Virginia, Charlottesville, VA
James H. Aylor	University of Virginia, Charlottesville, VA

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 9, Citation Count: 12

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/237578.237594 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Ale93	M.J. Alexander, M.W. Bailey, B.R. Childers, J.W. Davidson, and S. Jinturkar, "Memory Bandwidth Optimizations for Wide-Bus Machines", Proc. 26th Hawaii International Conference on Systems Sciences, January 1993, pages 466-475. (Incorrectly published under M.A. Alexander, et al.)
	Ben91	Manuel E. Benitez , Jack W. Davidson, Code generation for streaming: an access/execute mechanism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.132-141, April 08-11, 1991, Santa Clara, California, United States
	Bro95	J. Brooks, "Single PE Optimization Techniques for the Cray T3D System", Proc. 1st European T3D Workshop, September, 1995.
	Cas93	Epoch User~ Manual 3.1, Cascade Design Automation, 1993.
	Cra95	"Cray T3D Massively Parallel Processing System", Cray Research, Inc., http://www, cray. com/PUBLIC/product-info/ mpp/CRAY_T3D.html, 1995.
	Dec92	Digital Technical Journal, Digital Equipment Corporation, 4(4), Special Issue, 1992, http://www, digital.com/ info/DTJ/axp-toc.html.
	Don90	J. J. Dongarra , Jeremy Du Croz , Sven Hammarling , I. S. Duff, A set of level 3 basic linear algebra subprograms, ACM Transactions on Mathematical Software (TOMS), v.16 n.1, p.1-17, March 1990 [doi>10.1145/77626.79170]
	Goo85	J. R. Goodman , Jian-tu Hsieh , Koujuch Liou , Andrew R. Pleszkun , P. B. Schechter , Honesty C. Young, PIPE: a VLSI decoupled architecture, Proceedings of the 12th annual international symposium on Computer architecture, p.20-27, June 17-19, 1985, Boston, Massachusetts, United States
	IEEE92	"Memory Catches Up", Special Report, IEEE Spectrum, 29(10):34-53, October 1992.
	Int91	i860 XP Microprocessor Data Book, Intel Corporation, 1991.
	Jou90	Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, United States
	Lan95	T.C. Landon, R.H. Klenke, J.H. Aylor, M.H. Salinas, and S.A. McKee, "An Approach for Optimizing Synthesized High- Speed ASICs", Proc. of the IEEE International ASIC Conference, Austin, TX, September 1995, pages 245-248.
	Lee93	K. Lee, "The NAS860 Library User's Manual", NAS Technical Report RND-93-003, NASA Ames Research Center, Moffett Field, CA, March 1993.
	Los92	D. Loshin, and D. Budge, "Breaking the Memory Bottleneck, Parts 1 & 2", Supercomputing Review, Jan./Feb. 1992.
	McG94	S.W. McGee, R.H. Klenke, J.H. Aylor, and A.J. Schwab, "Design of a Processor Bus interface ASiC for the Stream Memory Controller", Proc. of the IEEE International ASIC Conference, Rochester, NY, September 1994, pages 462-465.
	McK95a	S. A. Mckee , W. A. Wulf, Access ordering and memory-conscious cache utilization, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.253, January 22-25, 1995
	McK95b	Sally Anne McKee, Maximizing memory bandwidth for streamed computations, University of Virginia, Charlottesville, VA, 1996
	McM86	F.H. McMahon, "The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range", Lawrence Livermore National Laboratory, UCRL-53745, December 1986.
	Mea92	L. Meadows, S. Nakamoto, and V. Schuster, "A Vectorizing Software Pipelining Compiler for LIW and Superscalar Architectures", Proc. RISC'92, pages 331-343.
	Men93	System- 1076, Quicksim II User ~ Manual, Mentor Graphics Corporation, 1993.
	Moy93	Steven Andrew Moyer, Access ordering and effective memory bandwidth, University of Virginia, Charlottesville, VA, 1993
	Pal94	S. Palacharla , R. E. Kessler, Evaluating stream buffers as a secondary cache replacement, Proceedings of the 21ST annual international symposium on Computer architecture, p.24-33, April 18-21, 1994, Chicago, Illinois, United States
	Pal95	S. Palacharla and R.E. Kessler, "Code Restructuring to Exploit Page Mode and Read-Ahead Features of the Cray T3D", Cray Research Internal Report, February 1995.
	Qui91	R. Quinnell, "High-speed DRAMs", EDN, May 23, 1991.
	Ram92	"Architectural Overview", Rambus Inc., Mountain View, CA, 1992.
	Smi87	J. E. Smith , G. E. Dermer , B. D. Vanderwarn , S. D. Klinger , C. M. Rozewski, The ZS-1 central processor, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.199-204, October 1987, Palo Alto, California, United States
	SMC96	SMC home page, http://www, cs.virginia, edu/-wm/ smc.html.
	Wul92	Wm. A. Wulf, Evaluation of the WM architecture, Proceedings of the 19th annual international symposium on Computer architecture, p.382-390, May 19-21, 1992, Queensland, Australia

CITED BY 12

	Sally A. McKee , Robert H. Klenke , Kenneth L. Wright , William A. Wulf , Maximo H. Salinas , James H. Aylor , Alan P. Batson, Smarter Memory: Improving Bandwidth for Streamed References, Computer, v.31 n.7, p.54-63, July 1998
	Binu K. Mathew , Sally A. McKee , John B. Carter , Al Davis, Algorithmic foundations for a parallel vector access memory system, Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures, p.156-165, July 09-13, 2000, Bar Harbor, Maine, United States
	Zhen Fang , Lixin Zhang , John B. Carter , Mike Parker, Scalable barrier synchronisation for large-scale shared-memory multiprocessors, International Journal of High Performance Computing and Networking, v.1 n.1-3, p.33-42, August 2004
	Lixin Zhang , Mike Parker , John Carter, Efficient address remapping in distributed shared-memory systems, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.2, p.209-229, June 2006
	Vinodh Cuppu , Bruce Jacob, Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?, ACM SIGARCH Computer Architecture News, v.29 n.2, p.62-71, May 2001
	John Oliver , Venkatesh Akella , Frederic Chong, Efficient orchestration of sub-word parallelism in media processors, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, June 27-30, 2004, Barcelona, Spain
	John Oliver , Venkatesh Akella , Frederic Chong, Efficient orchestration of sub-word parallelism in media processors, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, June 27-30, 2004, Barcelona, Spain
	Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, A performance comparison of contemporary DRAM architectures, ACM SIGARCH Computer Architecture News, v.27 n.2, p.222-233, May 1999
	John B. Carter , Wilson C. Hsieh , Leigh B. Stoller , Mark Swanson , Lixin Zhang , Sally A. McKee, Impulse: Memory system support for scientific applications, Scientific Programming, v.7 n.3-4, p.195-209, August 1999
	Chengqiang Zhang , Sally A. McKee, Hardware-only stream prefetching and dynamic access ordering, Proceedings of the 14th international conference on Supercomputing, p.167-175, May 08-11, 2000, Santa Fe, New Mexico, United States
	Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, High-Performance DRAMs in Workstation Environments, IEEE Transactions on Computers, v.50 n.11, p.1133-1153, November 2001
	Ruchira Sasanka , Man-Lap Li , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, ALP: Efficient support for all levels of parallelism for complex media applications, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.3-es, March 2007