Cache design trade-offs for power and performance optimization

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Cache design trade-offs for power and performance optimization: a case study

Full text

Pdf (96 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1995 international symposium on Low power design table of contents

Dana Point, California, United States

Pages: 63 - 68

Year of Publication: 1995

ISBN:0-89791-744-8

Authors

Ching-Long Su	Advanced Computer Architecture Laboratory, University of Southern California
Alvin M. Despain	Advanced Computer Architecture Laboratory, University of Southern California

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 7, Downloads (12 Months): 133, Citation Count: 85

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/224081.224093 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	J. Bunda, W.C. Athas, and D. Fussell, "Evaluating Power Implication of CMOS Microprocessor Design Decisions," In Proc. of the 1994 International Workshop on Low Power Design, April 1994.
	2	B. Burgress, et al., "The PowerPCTM603 Microprocessor: A High Performance, Low Power, Superscalar RISC processor," In Proc. oflEEE COMPCON, February 1994.
	3	S.B. Furber, et al.,"AMULETI: A Microppipelined ARM," In Proc. of lEEE COMPCON, February 1994.
	4	Ralph Haygood, A Prolog Benchmark Suite for Aquarius, University of California at Berkeley, Berkeley, CA, 1989
	5	Mark D. Hill, A Case for Direct-Mapped Caches, Computer, v.21 n.12, p.25-40, December 1988 [doi>10.1109/2.16187]
	6	N. P. Jouppi , S. J. E. Wilton, Tradeoffs in two-level on-chip caching, Proceedings of the 21ST annual international symposium on Computer architecture, p.34-45, April 18-21, 1994, Chicago, Illinois, United States
	7	S. Przybylski , M. Horowitz , J. Hennessy, Characteristics of performance-optimal multi-level cache hierarchies, Proceedings of the 16th annual international symposium on Computer architecture, p.114-121, April 1989, Jerusalem, Israel
	8	A.J. Smith, "A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Memory," In IEEE Transactions on Software Engineering, Vol. 4, No. 2, March 1978.
	9	C.-L Su , A. M. Despain, Branch with masked squashing in superpipelined processors, Proceedings of the 21ST annual international symposium on Computer architecture, p.130-140, April 18-21, 1994, Chicago, Illinois, United States
	10	Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994 [doi>10.1109/54.329448]
	11	Ching-Long Su , A. M. Despain, Cache designs for energy efficiency, Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS'95), p.306, January 04-07, 1995
	12	Peter Van Roy , Alvin M. Despain, High-Performance Logic Programming with the Aquarius Prolog Compiler, Computer, v.25 n.1, p.54-68, January 1992 [doi>10.1109/2.108055]
	13	T. Wada, S. Rajan, S.A. Przybylski, "An Analytical Access Time Model for On-Chip Cache Memories," IEEE Journal of Solid-State Circuits, Vol. 27, No. 8, Aug., 1992.
	14	S. Wilton, N. Jouppi, "An Enhanced Access and Cycle Time Model for On-Chip Caches," Research Report 93/5, Digital, June, 1994.

CITED BY 86

	Rui Min , Wen-Ben Jone , Yiming Hu, Location cache: a low-power L2 cache system, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Luca Benini , Giovanni De Micheli, System-level power optimization: techniques and tools, Proceedings of the 1999 international symposium on Low power electronics and design, p.288-293, August 16-17, 1999, San Diego, California, United States
	William Fornaciari , Donatella Sciuto , Cristina Silvano , Vittorio Zaccaria, A design framework to efficiently explore energy-delay tradeoffs, Proceedings of the ninth international symposium on Hardware/software codesign, p.260-265, April 2001, Copenhagen, Denmark
	Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Synthesis of application-specific memories for power optimization in embedded systems, Proceedings of the 37th conference on Design automation, p.300-303, June 05-09, 2000, Los Angeles, California, United States
	Tohru Ishihara , Hiroto Yasuura, A power reduction technique with object code merging for application specific embedded processors, Proceedings of the conference on Design, automation and test in Europe, p.617-623, March 27-30, 2000, Paris, France
	Yong-Ha Park , Hoi-Jun Yoo , Jeonghoon Kook, Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.625, January 07-11, 2002
	Arijit Ghosh , Tony Givargis, Cache Optimization For Embedded Processor Cores: An Analytical Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.342, November 09-13, 2003
	William Fornaciari , Donatella Sciuto , Christina Silvano, Influence of caching and encoding on power dissipation of system-level buses for embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.20-es, January 1999, Munich, Germany
	Preeti Ranjan Panda, Abridged addressing: a low power memory addressing strategy, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Zhichun Zhu , Xiaodong Zhang, Access-Mode Predictions for Low-Power Cache Design, IEEE Micro, v.22 n.2, p.58-71, March 2002
	Tohru Ishihara , Farzan Fallah, A non-uniform cache architecture for low power system design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Hanene Ben Fradj , Asmaa el Ouardighi , Cécile Belleudy , Michel Auguin, Energy aware memory architecture configuration, ACM SIGARCH Computer Architecture News, v.33 n.3, June 2005
	A. Parikh , Soontae Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Instruction Scheduling for Low Power, Journal of VLSI Signal Processing Systems, v.37 n.1, p.129-149, May 2004
	Yen-Jen Chang , Shanq-Jang Ruan , Feipei Lai, Sentry tag: an efficient filter scheme for low power cache, Australian Computer Science Communications, v.24 n.3, p.135-140, January-February 2002
	Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Multi-objective design space exploration of embedded systems, Journal of Embedded Computing, v.1 n.3, p.305-316, August 2005
	Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.140-145, June 21-25, 1999, New Orleans, Louisiana, United States
	Olga Golubeva , Mirko Loghi , Massimo Poncino , Enrico Macii, Architectural leakage-aware management of partitioned scratchpad memories, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Lea Hwang Lee , Bill Moyer , John Arends, Instruction fetch energy reduction using loop caches for embedded applications with small tight loops, Proceedings of the 1999 international symposium on Low power electronics and design, p.267-269, August 16-17, 1999, San Diego, California, United States
	G. Esakkimuthu , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Memory system energy (poster session): influence of hardware-software optimizations, Proceedings of the 2000 international symposium on Low power electronics and design, p.244-246, July 25-27, 2000, Rapallo, Italy
	M. Kandemir , N. Vijaykrishnan , M. J. Irwin , W. Ye, Influence of compiler optimizations on system power, Proceedings of the 37th conference on Design automation, p.304-307, June 05-09, 2000, Los Angeles, California, United States
	Vasily G. Moshnyaga, Reducing cache engery through dual voltage supply, Proceedings of the 2001 conference on Asia South Pacific design automation, p.302-305, January 2001, Yokohama, Japan
	Patrick Hicks , Matthew Walnock , Robert Michael Owens, Analysis of power consumption in memory hierarchies, Proceedings of the 1997 international symposium on Low power electronics and design, p.239-242, August 18-20, 1997, Monterey, California, United States
	Arijit Ghosh , Tony Givargis, Analytical Design Space Exploration of Caches for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.10650, March 03-07, 2003
	Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	Jun Yang , Youtao Zhang, Lightweight set buffer: low power data cache for multimedia application, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Tony Givargis, Improved indexing for cache miss reduction in embedded systems, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Kun Zhang , Tao Zhang , Santosh Pande, Binary translation to improve energy efficiency through post-pass register re-allocation, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy
	Mahmut Kandemir , J. Ramanujam , Ugur Sezer, Compiler support for block buffering, Proceedings of the 2001 international symposium on Low power electronics and design, p.76-79, August 2001, Huntington Beach, California, United States
	L. Benini , L. Macchiarulo , A. Macii , E. Macii , M. Poncino, From architecture to layout: partitioned memory synthesis for embedded systems-on-chip, Proceedings of the 38th conference on Design automation, p.784-789, June 2001, Las Vegas, Nevada, United States
	Koji Inoue , Tohru Ishihara , Kazuaki Murakami, Way-predicting set-associative cache for high performance and low energy consumption, Proceedings of the 1999 international symposium on Low power electronics and design, p.273-275, August 16-17, 1999, San Diego, California, United States
	R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, United States
	Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States
	L. Salvemini , M. Sami , D. Sciuto , C. Silvano , V. Zaccaria , R. Zafalon, A methodology for the efficient architectural exploration of energy-delay trade-offs for embedded systems, Proceedings of the 2003 ACM symposium on Applied computing, March 09-12, 2003, Melbourne, Florida
	William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy
	Luca Benini , Alberto Macii , Massimo Poncino, A recursive algorithm for low-power memory partitioning, Proceedings of the 2000 international symposium on Low power electronics and design, p.78-83, July 25-27, 2000, Rapallo, Italy
	Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Power-Performance System-Level Exploration of a MicroSPARC2-Based Embedded Architecture, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20182, March 03-07, 2003
	Luca Benini , Luca Macchiarulo , Alberto Macii , Massimo Poncino, Layout-driven memory synthesis for embedded systems-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.96-105, April 2002
	Tohru Ishihara , Farzan Fallah, A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.358-363, March 07-11, 2005
	S. Kim , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Energy-efficient instruction cache using page-based placement, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Takanori Okuma , Yun Cao , Masanori Muroyama , Hiroto Yasuura, Reducing access energy of on-chip data memory considering active data bitwidth, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, United States
	Chia-Lin Yang , Chien-Hao Lee, HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Mahesh Mamidipaka , Kamal Khouri , Nikil Dutt , Magdy Abadir, IDAP: A Tool for High Level Power Estimation of Custom Array Structures, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.113, November 09-13, 2003
	DongRui Fan , HongBo Yang , GuangRong Gao , RongCai Zhao, Evaluation and choice of various branch predictors for low-power embedded processor, Journal of Computer Science and Technology, v.18 n.6, p.833-838, November 2003
	Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States
	Paolo D'Alberto , Alexandru Nicolau , Alexander Veidenbaum , Rajesh Gupta, Static analysis of parameterized loop nests for energy efficient use of data caches, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
	Johnson Kin , Munish Gupta , William H. Mangione-Smith, Filtering Memory References to Increase Energy Efficiency, IEEE Transactions on Computers, v.49 n.1, p.1-15, January 2000
	Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	Tony Givargis, Zero cost indexing for improved processor cache performance, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.3-25, January 2006
	Data memory design and exploration for low-power embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.553-568, October 2001
	Tony D. Givargis , Frank Vahid , Jörg Henkel, Fast cache and bus power estimation for parameterized system-on-a-chip design, Proceedings of the conference on Design, automation and test in Europe, p.333-339, March 27-30, 2000, Paris, France
	W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th conference on Design automation, p.340-345, June 05-09, 2000, Los Angeles, California, United States
	H. S. Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Characterization of memory energy behavior, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
	Jun Yang , Jia Yu , Youtao Zhang, A low energy cache design for multimedia applications exploiting set access locality, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.10-11, p.653-664, October/November 2005
	Lode Nachtergaele , Francky Catthoor , Chidamber Kulkarni, Random-Access Data Storage Components in Customized Architectures, IEEE Design & Test, v.18 n.3, p.40-54, May 2001
	Juan L. Aragón , Alexander V. Veidenbaum, Optimizing CAM-based instruction cache designs for low-power embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.12, p.1155-1163, December, 2008
	Mahesh Mamidipaka , Nikil Dutt, On-chip Stack Based Memory Organization for Low Power Embedded Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.11082, March 03-07, 2003
	Arijit Ghosh , Tony Givargis, Cache optimization for embedded processor cores: An analytical approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.419-440, October 2004
	G. Surendra , Subhasis Banerjee , S. K. Nandy, On the effectiveness of prefetching and reuse in reducing L1 data cache traffic: a case study of Snort, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.88-95, June 20-20, 2004, Munich, Germany
	I. Kadayif , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. Ramanujam, Morphable Cache Architectures: Potential Benefits, ACM SIGPLAN Notices, v.36 n.8, p.128-137, Aug. 2001
	Hsien-Hsin S. Lee , Chinnakrishnan S. Ballapuram, Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	M. Kandemir , J. Ramanujam , U. Sezer, Improving the energy behavior of block buffering using compiler optimizations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.228-250, January 2006
	Dirk Grunwald, Micro-architecture design and control speculation for energy reduction, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	T. Venkata Kalyan , Madhu Mutyam, Word-interleaved cache: an energy efficient data cache architecture, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
	Jayaprakash Pisharath , Alok Choudhary, An integrated approach to reducing power dissipation in memory hierarchies, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Wen-Tsong Shiue , Chaitali Chakrabarti, Memory Design and Exploration for Low Power, Embedded Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.167-178, November 2001
	Susan Cotterell , Frank Vahid, Tuning of loop cache architectures to programs in embedded system design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Susan Cotterell , Frank Vahid, Synthesis of customized loop caches for core-based embedded systems, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.655-662, November 10-14, 2002, San Jose, California
	Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States
	Ismail Kadayif , Ayhan Zorlubas , Selcuk Koyuncu , Olcay Kabal , Davut Akcicek , Yucel Sahin , Mahmut Kandemir, Capturing and optimizing the interactions between prefetching and cache line turnoff, Microprocessors & Microsystems, v.32 n.7, p.394-404, October, 2008
	N. Vijaykrishnan , M. Kandemir , S. Kim , S. Tomar , A. Sivasubramaniam , M. J. Irwin, Energy behavior of java applications from the memory perspective, Proceedings of the Java^TM Virtual Machine Research and Technology Symposium on Java^TM Virtual Machine Research and Technology Symposium, p.23-23, April 23-24, 2001, Monterey, California
	Ann Gordon-Ross , Frank Vahid , Nikil Dutt, A first look at the interplay of code reordering and configurable caches, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Jaume Abella , Antonio González , Xavier Vera , Michael F. P. O'Boyle, IATAC: a smart predictor to turn-off L2 cache lines, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.55-77, March 2005
	E. da Costa , J. Monteiro , S. Bampi, A new array architecture for signed multiplication using Gray encoded radix-2m operands, Integration, the VLSI Journal, v.40 n.2, p.118-132, February, 2007
	Hojun Shim , Yongsoo Joo , Yongseok Choi , Hyung Gyu Lee , Naehyuck Chang, Low-energy off-chip SDRAM memory systems for embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.98-130, February 2003
	Soontae Kim , N. Vijaykrishnan , Mahmut Kandemir , Anand Sivasubramaniam , Mary Jane Irwin, Partitioned instruction cache architecture for energy efficiency, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.163-185, May 2003
	Jaume Abella , Antonio González, Heterogeneous way-size cache, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Hai Huang , Padmanabhan Pillai , Kang G. Shin, Design and implementation of power-aware virtual memory, Proceedings of the USENIX Annual Technical Conference 2003 on USENIX Annual Technical Conference, p.5-5, June 09-14, 2003, San Antonio, Texas
	Victor De La Luz , Ismail Kadayif , Mahmut Kandemir , Uger Sezer, Access Pattern Restructuring for Memory Energy, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.289-303, April 2004
	Victor Delaluz , Mahmut Kandemir , N. Vijaykrishnan , Anand Sivasubramaniam , Mary Jane Irwin, Hardware and Software Techniques for Controlling DRAM Power Modes, IEEE Transactions on Computers, v.50 n.11, p.1154-1173, November 2001
	Ozcan Ozturk , Mahmut Kandemir, ILP-Based energy minimization techniques for banked memories, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-40, July 2008
	Van Bui , Boyana Norris , Kevin Huck , Lois Curfman McInnes , Li Li , Oscar Hernandez , Barbara Chapman, A component infrastructure for performance and power modeling of parallel scientific applications, Proceedings of the 2008 compFrame/HPC-GECO workshop on Component based high performance, October 16-17, 2008, Karlsruhe, Germany
	Rachita Kothiyal , Vasily Tarasov , Priya Sehgal , Erez Zadok, Energy and performance evaluation of lossless file data compression on server systems, Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference, May 04-April 06, 2009, Haifa, Israel
	Luca Benini , Alberto Macii , Massimo Poncino, Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.5-32, February 2003
	P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
	Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000