Analysis of switch-level faults by symbolic simulation

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Analysis of switch-level faults by symbolic simulation

Full text

Pdf (75 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 352 - 357

Year of Publication: 1995

ISBN:0-89791-725-1

Authors

Lluís Ribas-Xirgo	Centre Nacional de Microelectrònica, CNM (CSIC), Universitat Autònoma de Barcelona, UAB, Campus UAB, 08193 Bellaterra, Barcelona, Spain
Jordi Carrabina-Bordoll	Centre Nacional de Microelectrònica, CNM (CSIC), Universitat Autònoma de Barcelona, UAB, Campus UAB, 08193 Bellaterra, Barcelona, Spain

Sponsors

EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 5, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217554 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M. Saraiva , P. Casimiro , Marcelino B. Santos , Jose T. de Sousa , F. M. Gonçalves , Isabel Teixeira , João Paulo Teixeira, Physical DFT for High Coverage of Realistic Faults, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.642-651, September 20-24, 1992
	2	Y.K. Malaiya, and R. Rajsuman (editors), "Bridging faults and IDDQ testing", IEEE CS Press Technology Series, 1992.
	3	E. Cerny, and J. Gecsei, "Simulation of MOS circuits by decision diagrams", IEEE Trans. on CAD, Vol. 4, No. 4, October, 1985.
	4	R.E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis", IEEE Trans. on CAD, Vol. 6, No.4, July, 1987.
	5	R.E. Bryant, "Boolean analysis of MOS circuits", IEEE Trans. on CAD, Vol. CAD-6, No.4, July, 1987.
	6	R. E. Bryant , D. Beatty , K. Brace , K. Cho , T. Sheffler, COSMOS: a compiled simulator for MOS circuits, Proceedings of the 24th ACM/IEEE conference on Design automation, p.9-16, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37890]
	7	Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986 [doi>10.1109/TC.1986.1676819]
	8	S. Malik, A.R. Wang, and R.K.Brayton, A. Sangiovanni-Vincentelli, "Logic verification using binary decision diagrams in a logic synthesis environment", Proc. of the ICCAD'88, pp.6-9, 1988.
	9	K. Cho , R. E. Bryant, Test pattern generation for sequential MOS circuits by symbolic fault simulation, Proceedings of the 26th ACM/IEEE conference on Design automation, p.418-423, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74452]
	10	Phil Nigh , Wojciech Maly, Test Generation for Current Testing (CMOS ICs), IEEE Design & Test, v.7 n.1, p.26-38, January 1990 [doi>10.1109/54.46891]
	11	C. Ferrer , D. Dateo , J. Oliver , A. Rubio , M. Rullan, An Approach to the Development of a IDDQ Testable Cell Library, Proceedings of the The IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, p.46-54, October 17-19, 1994
	12	F.M. Brown, "Boolean reasoning. The logic of Boolean equations", Kluwer Academic Press, 1990.
	13	P. Russell Lamb, "Object-oriented techniques for mixed-mode circuit simulation", Series in Microelectronics Vol. 11, Hartung-Gorre, 1991.
	14	Cohen E., Vladimirescu A., and Pederson D.O., "User's guide for SPICE", Univ. of California, March 1979.
	15	R. Brayton et al., "MIS: Multiple-level interactive logic optimization system", IEEE Trans. on CAD, vol. CAD-6, no.6, pp. 1062-1081, Nov. 1987.
	16	Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE conference on Design automation, p.40-45, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123222]
	17	U. Hübner , H. T. Vierhaus, Efficient partitioning and analysis of digital CMOS-circuits, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.280-283, November 1992, Santa Clara, California, United States
	18	J. R. Burch , E. M. Clarke , K. L. McMillan , David L. Dill, Sequential circuit verification using symbolic model checking, Proceedings of the 27th ACM/IEEE conference on Design automation, p.46-51, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123223]
	19	Y. Matsunaga, M. Fujita, and H. Tanaka, "Symbolic verification of CMOS synchronous circuits using characteristic functions", Proc. of the CICC, 1991.

CITED BY 2

	L. Ribas-Xirgo , J. Carrabina-Bordoll, On the reuse of symbolic simulation results for incremental equivalence verification of switch-level circuits, Proceedings of the conference on Design, automation and test in Europe, p.624-631, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Lluís Ribas Xirgo , Jordi Carrabina Bordoll, Digital MOS circuit partitioning with symbolic modeling, Proceedings of the conference on Design, automation and test in Europe, p.103-es, January 1999, Munich, Germany