| Techniques for compressing program address traces |
| Full text |
Pdf
(932 KB)
|
| Source
|
International Symposium on Microarchitecture
archive
Proceedings of the 27th annual international symposium on Microarchitecture
table of contents
San Jose, California, United States
Pages: 32 - 39
Year of Publication: 1994
ISBN:0-89791-707-3
|
|
Author
|
|
Andrew R. Pleszkun
|
Department of Electrical and Computer Engineering, University of Colorado-Boulder, Boulder, CO
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 7, Citation Count: 13
|
|
|
ABSTRACT
In this paper a technique for generating consistent, reproducible traces with about an order of magnitude better compression than standard general-purpose compression programs is described. With this approach, the trace is read once, an intermediate form is generated and then read as the input to the second pass over the address stream. No program source code is required, and this technique will work on address streams that include OS calls. As a result of the way the address trace is encoded and processed, representing each reference requires only a fraction of a bit, between 0.00114 to 0.878 bits per reference. For example, the roughly 1.6 billion references generated by the xlisp benchmark from the SPEC92 suite can be stored using only about 48.6 million bytes. Depending on the benchmarks, more or less bits per references may be needed.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
AgSH86
|
|
 |
BePF91
|
|
| |
Beck93
|
|
| |
Hamm77
|
D. W. Hammerstrom, Analysis of Memory Referencing Behavior, Ph.D. Thesis, Department of Electrical Engineering, University of Illinois at Urbana-Champaign, Champaign, Illinois, (1977).
|
 |
HaDa77
|
|
| |
KeHW94
|
|
| |
LaPI88
|
|
| |
Laru93
|
|
 |
SrWa94
|
|
| |
Welc84
|
T.A. Welch, "A Technique for High Performance Data Compression", IEEE Computer, voi. t7, no. 6 (June 1984), pp. 8-19.
|
CITED BY 13
|
|
|
|
Andhi Janapsatya , Aleksandar Ignjatovic , Sri Parameswaran , Joerg Henkel, Instruction trace compression for rapid instruction cache simulation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Martin Burtscher , Ilya Ganusov , Sandra J. Jackson , Jian Ke , Paruj Ratanaworabhan , Nana B. Sam, The VPC Trace-Compression Algorithms, IEEE Transactions on Computers, v.54 n.11, p.1329-1344, November 2005
|
|