|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
BeDa91
|
|
| |
CGKP87
|
G. L. Craig , J. R. Goodman , R. H. Katz , A. R. Pleszkun , K. Ramachandran , J. Sayah , J. E. Smith, PIPE: a high performance VLSI processor implementation, Advances in VLSI and Computer Systems, v.2 n.1-2, p.1-22, June 1987
|
| |
FaPl91
|
M. Farrens and A. Pleszkun, "Overview of the PIPE Processor Implementation", Proceedings of the 24th Annual Hawaii International Conference on System Sciences, Kapaa, Kauai (January 9-11, 1991), pp. 433-443.
|
 |
GHLP85
|
J. R. Goodman , Jian-tu Hsieh , Koujuch Liou , Andrew R. Pleszkun , P. B. Schechter , Honesty C. Young, PIPE: a VLSI decoupled architecture, Proceedings of the 12th annual international symposium on Computer architecture, p.20-27, June 17-19, 1985, Boston, Massachusetts, United States
|
| |
McMa84
|
F. H. McMahon, LLNL FORTRAN KERNELS: MFLOPS, Lawrence Livermore Laboratories, Livermore, California, (March 1984).
|
CITED BY 11
|
|
|
|
|
|
|
|
|
|
|
Richard A. Hankins , Gautham N. Chinya , Jamison D. Collins , Perry H. Wang , Ryan Rakvic , Hong Wang , John P. Shen, Multiple Instruction Stream Processor, ACM SIGARCH Computer Architecture News, v.34 n.2, p.114-127, May 2006
|
|
|
|
|
Jack L. Lo , Joel S. Emer , Henry M. Levy , Rebecca L. Stamm , Dean M. Tullsen , S. J. Eggers, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems (TOCS), v.15 n.3, p.322-354, Aug. 1997
|
|
|
|
|
|
|
|
|
|
|
|
Pradeep K. Dubey , Kevin O'Brien , Kathryn M. O'Brien , Charles Barton, Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grained multithreading, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.109-121, June 27-29, 1995, Limassol, Cyprus
|
|