Y-Pipe

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Y-Pipe: a conditional branching scheme without pipeline delays

Full text

Pdf (467 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 25th annual international symposium on Microarchitecture table of contents

Portland, Oregon, United States

Pages: 125 - 128

Year of Publication: 1992

ISBN:0-8186-3175-9

Also published in ...

Authors

Michael J. Knieser
Christos A. Papachristou

Sponsors

IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 4, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/144953.145015 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Lilja 88	David J. Lilja, Reducing the Branch Penalty in Pipelined Processors, Computer, v.21 n.7, p.47-55, July 1988 [doi>10.1109/2.68]
	McFHen 86	S. McFarling , J. Hennesey, Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture, p.396-403, June 02-05, 1986, Tokyo, Japan
	DitMcL 87	D. R. Ditzel , H. R. McLellan, Branch folding in the CRISP microprocessor: reducing branch delay to zero, Proceedings of the 14th annual international symposium on Computer architecture, p.2-8, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30351]
	Smith 81	James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, United States
	HenPat 90	David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	HwaBri 84	Kai Hwang , Faye A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, Inc., New York, NY, 1990
	SmiPle 88	James E. Smith , Andrew R. Pleszkun, Implementing Precise Interrupts in Pipelined Processors, IEEE Transactions on Computers, v.37 n.5, p.562-573, May 1988 [doi>10.1109/12.4607]
	LeeSmi 84	J. K. Lee and A. J. Smith, "Branch prediction strategies and branch target buffer design," IEEE Computers, January 1984, pp. 6-22.
	Dietz 91	I~I. Dietz, "introduction To Compilers And Translation Engineering," EE495D Course Notes, School of Electrical Engineering, Purdue University, August 1991 Revision, pp. 24-33.
	Lee 90	C. S. G. Lee, EE495M:Vision, School of Electrical Engineering, Purdue University, 1990, pp. 6-22.
	KniPapa 92	M. J. Knieser and C. A. Papachristou, "Y- Pipe: An uninterruptable conditional branching scheme," Technical Report No. CES 92-12, Department of Computer Engineering and Science, Case Western Reserve University, 1992.

CITED BY 4

	Artur Klauser , Abhijit Paithankar , Dirk Grunwald, Selective eager execution on the PolyPath architecture, ACM SIGARCH Computer Architecture News, v.26 n.3, p.250-259, June 1998
	Nathalie Drach , André Seznec, MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines, Proceedings of the 26th annual international symposium on Microarchitecture, p.193-201, December 01-03, 1993, Austin, Texas, United States
	Chen-Yong Cher , T. N. Vijaykumar, Skipper: a microarchitecture for exploiting control-flow independence, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	Barton J. Sano , Alvin M. Despain, The 16-fold way: a microparallel taxonomy, Proceedings of the 26th annual international symposium on Microarchitecture, p.60-69, December 01-03, 1993, Austin, Texas, United States

INDEX TERMS

Primary Classification:
C. Computer Systems Organization
C.0 GENERAL
Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

Additional Classification:
B. Hardware
B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
B.1.5 Microcode Applications
Subjects: Instruction set interpretation

C. Computer Systems Organization
C.1 PROCESSOR ARCHITECTURES
C.1.1 Single Data Stream Architectures
Subjects: Pipeline processors**

General Terms:
Design, Performance

Collaborative Colleagues:

Michael J. Knieser: colleagues

Christos A. Papachristou: colleagues

Peer to Peer - Readers of this Article have also read:

Constructing reality Proceedings of the 11th annual international conference on Systems documentation
Douglas A. Powell , Norman R. Ball , Mansel W. Griffiths
Data structures for quadtree approximation and compression Communications of the ACM 28, 9
Hanan Samet
A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
Kim S. Lee , Huizhu Lu , D. D. Fisher
An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE Design Automation Conference on
Gwo-Dong Chen , Daniel D. Gajski
The GemStone object database management system Communications of the ACM 34, 10
Paul Butterworth , Allen Otis , Jacob Stein

This Article has also been published in:

ACM SIGMICRO Newsletter
Volume 23 , Issue 1-2 Dec. 1992

Adobe Acrobat

QuickTime

Windows Media Player

Real Player