Parametric yield management for 3D ICs: Models and strategies for improvement

ABSTRACT

Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ICs by reducing the communication time between different chip components through the use of short TSV-based vertical wires. This reduction is particularly attractive in processors where it is desirable to reduce the access time between the main logic die and the L2 cache or the main memory die. Process variations in 2D ICs lead to a drop in parametric yield (as measured by speed, leakage and sales profits), which forces manufacturers to speed bin their chips and to sell slow chips at reduced prices. In this paper we develop a model to quantify the impact of process variations on the parametric yield of 3D ICs, and then we propose a number of integration strategies that use a graph-theoretic framework to maximize the performance, parametric yield and profits of 3D ICs. Comparing our proposed strategies to current yield-oblivious methods, it is demonstrated that it is possible to increase the number of 3D ICs in the fastest speed bins by almost 2×, while simultaneously reducing the number of slow ICs by 29.4%. This leads to an improvement in performance by up to 6.45% and an increase of about 12.48% in total sales revenue using up-to-date market price models.

REFERENCES

• 1: Baas, B. M. 1999. A low-power, high-performance 1024-point FFT processor. IEEE J. Solid-State Circ. 34, 3, 380--387.
• 2: John Baliga, Chips go vertical, IEEE Spectrum, v.41 n.3, p.43-47, March 2004 [doi>10.1109/MSPEC.2004.1270547]
• 3: Banerjee, K., Souri, S. J., Kaput, P., and Saraswat, K. C. 2001. 3-D ICs: A novel chip design for deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5, 602--633.
• 4: Peter Benkart , Alexander Kaiser , Andreas Munding , Markus Bschorr , Hans-Joerg Pfleiderer , Erhard Kohn , Arne Heittmann , Holger Huebner , Ulrich Ramacher, 3D Chip Stack Technology Using Through-Chip Interconnects, IEEE Design & Test, v.22 n.6, p.512-518, November 2005 [doi>10.1109/MDT.2005.125]
• 5: Beyne, E. 2004. 3D interconnection and packaging: Impending reality or still a dream? In Proceedings of the IEEE International Solid-State Circuits Conference, 138--139.
• 6: Sarvesh Bhardwaj , Sarma Vrudhula , Praveen Ghanta , Yu Cao, Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147109]
• 7: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 8: Bowman, K., Duvall, S., and Meindl, J. 2002. Impact of die-to-die and within-die parameter fluctations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid State Electron. 37, 2, 183--190.
• 9: Burger, D. C. and Austin, T. M. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep. CS-TR-1997-1342.
• 10: Burns, J. A., Aull, B. F., Chen, C., Chen, C.-L., Keast, C. L., Knecht, J., Suntharalingam, V., Warner, K., Wyatt, P., and Yost, D.-R. 2006. A wafer-scale 3-D circuit integration technology. IEEE Trans. Electron. Devices 53, 10, 2507--2516.
• 11: William Cook , Andre Rohe, Computing Minimum-Weight Perfect Matchings, INFORMS Journal on Computing, v.11 n.2, p.138-148, February 1999 [doi>10.1287/ijoc.11.2.138]
• 12: Bruce D. Cory , Rohit Kapur , Bill Underwood, Speed Binning with Path Delay Test in 150-nm Technology, IEEE Design & Test, v.20 n.5, p.41-45, September 2003 [doi>10.1109/MDT.2003.1232255]
• 13: Shamik Das , Anantha Chandrakasan , Rafael Reif, Timing, energy, and thermal performance of three-dimensional integrated circuits, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA [doi>10.1145/988952.989034]
• 14: Animesh Datta , Swarup Bhunia , Jung Hwan Choi , Saibal Mukhopadhyay , Kaushik Roy, Speed binning aware design methodology to improve profit under parameter variations, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118466]
• 15: Davis, J. A., Venkatesan, R., Kaloyeros, A., Beylansky, M., Souri, S. J., Banerjee, K., Saraswat, K. C., Rahman, A., Reif, R., and Meindl, J. 2001. Interconnect limits on gigascale integration (GSI) in the 21st century. Proc. IEEE 89, 3, 305--324.
• 16: W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005 [doi>10.1109/MDT.2005.136]
• 17: Fukushima, T., Yamada, Y., and Koyanagi, M. 2006. New three-dimensional integration technology using chip-to-wafer bonding to acheive ultimate super-chip integration. Japan. J. Appl. Phys. 45, 4B, 3030--3035.
• 18: Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
• 19: Evelyn Grossar , Michele Stucchi , Karen Maex , Wim Dehaene, Statistically Aware SRAM Memory Array Design, Proceedings of the 7th International Symposium on Quality Electronic Design, p.25-30, March 27-29, 2006 [doi>10.1109/ISQED.2006.122]
• 20: Humenay, E., Arjan, D., and Skadron, K. 2006. Impact of parameter variations on multi-core chips. In Proceedings of the Workshop on Architectural Support for Gigascale Integration, 1--9.
• 21: Im, S. and Banerjee, K. 2000. Full chip thermal analysis of planar (2-D) and vertically intergrated (3-D) high performance ICs. In Proceedings of the IEEE International Electron Devices Meeting, 727--730.
• 22: ITRS. 2008. International technology roadmap for semiconductors. http://public.itrs.net.
• 23: Philip Jacob , Okan Erdogan , Aamir Zia , Paul M. Belemjian , Russell P. Kraft , John F. McDonald, Predicting the Performance of a 3D Processor-Memory Chip Stack, IEEE Design & Test, v.22 n.6, p.540-547, November 2005 [doi>10.1109/MDT.2005.151]
• 24: Kim, C., Kim, J.-J., Chang, I.-J., and Roy, K. 2006. PVT-Aware leakage reduction for on-die caches with improved read stability. IEEE J. Solid-State Circ. 41, 1, 170--178.
• 25: Kuhn, H. W. 1955. The Hungarian method for the assignment problem. Naval Res. Logist. Q. 2, 83--97.
• 26: Lattice. 2008. LatticeMico32 asynchronous SRAM controller datasheet. http://www.latticesemi.com/documents/doc21610x19.pdf.
• 27: Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006
• 28: Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005 [doi>10.1109/MDT.2005.134]
• 29: Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147160]
• 30: Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065588]
• 31: Ke Meng , Russ Joseph, Process variation aware cache leakage management, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany [doi>10.1145/1165573.1165636]
• 32: Munkres, J. 1957. Algorithms for the assignment and transportation problems. J. Soc. Industrial Appl. Math. 5, 1, 32--38.
• 33: Orshansky, M., Milnor, L., Chen, P., Keutzer, K., and Hu, C. 2002. Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 21, 5, 544--553.
• 34: Patti, R. S. 2006. Three-Dimensional integrated circuits and the future of systems-on-chip designs. Proc. IEEE 94, 6, 1214--1224.
• 35: PTM. 2008. Predictive technology model. http://www.eas.asu.edu/~ptm/introduction.html.
• 36: Sreeja Raj , Sarma B. K. Vrudhula , Janet Wang, A methodology to improve timing yield in the presence of process variations, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996694]
• 37: Rajeev R. Rao , David Blaauw , Dennis Sylvester , Anirudh Devgan, Modeling and Analysis of Parametric Yield under Power and Performance Constraints, IEEE Design & Test, v.22 n.4, p.376-385, July 2005 [doi>10.1109/MDT.2005.89]
• 38: Fabrication Technologies for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.33, March 18-21, 2002
• 39: Saxena, P., Menezes, N., Cocchini, P., and Kirkpatrick, D. A. 2004. Repeater scaling and its impact on CAD. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 23, 4, 451--463.
• 40: Scheiring, C. 2004. Advanced-Chip-to-Wafer technology: Enabling technology for volume production of 3D system integration on wafer level. In Proceedings of the International Microelectronics And Packaging Society, 1--11.
• 41: Smith, L., Smith, G., Hosali, S., and Arkalgud, S. 2007a. 3-D: It all comes down to cost. In Proceedings of the 3-D Architectures for Semiconductor Integration and Packaging.
• 42: Smith, L., Smith, G., Hosali, S., and Arkalgud, S. 2007b. Yield considerations in the choice of 3D technology. In Proceedings of the IEEE International Symposium on Semiconductor Manufacturing, 535--537.
• 43: SPEC. 2000. SPEC 2000 benchmarks. http://www.spec.org/cpu/.
• 44: A. W. Topol , D. C. La Tulipe, Jr. , L. Shi , D. J. Frank , K. Bernstein , S. E. Steen , A. Kumar , G. U. Singco , A. M. Young , K. W. Guarini , M. Ieong, Three-dimensional integrated circuits, IBM Journal of Research and Development, v.50 n.4/5, p.491-506, July 2006
• 45: Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005 [doi>10.1109/ICCD.2005.108]
• 46: Wilton, S. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677--688.
• 47: Wuu, J., Weiss, D., Morganti, C., and Dreesen, M. 2005. The asynchronous 24MB on-chip level-3 cache for a dual-core itanium family processor. In Proceedings of the International Solid-State Circuits Conference, 488--612.
• 48: Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006 [doi>10.1145/1148015.1148016]
• 49: Annie (Yujuan) Zeng , James (JianQiang) Lu , Kenneth Rose , Ronald J. Gutmann, First-Order Performance Prediction of Cache Memory with Wafer-Level3D Integration, IEEE Design & Test, v.22 n.6, p.548-555, November 2005 [doi>10.1109/MDT.2005.138]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance

Keywords:
3D integration, leakage, performance, process variations, yield management